

End-to-end Core i7 Address Translation



Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


Cute Trick for Speeding Up L1 Access



Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
- Means 6 bits for cache index, 6 for cache offset
- That's 12 bits; matches VPO, PPO \rightarrow One reason pages are 2¹² bits = 4 KB

Virtual Address Space of a Linux Process



31	15 5 4 3 2 1 0
	Reserved SGX Reserved PR D RSVD P
Ρ	0 The fault was caused by a non-present page.1 The fault was caused by a page-level protection violation.
W/R	0 The access causing the fault was a read.1 The access causing the fault was a write.
U/S	0 A supervisor-mode access caused the fault.1 A user-mode access caused the fault.
RSVD	0 The fault was not caused by reserved bit violation.1 The fault was caused by a reserved bit set to 1 in some paging-structure entry.
I/D	0 The fault was not caused by an instruction fetch.1 The fault was caused by an instruction fetch.
PK	0 The fault was not caused by protection keys.1 There was a protection-key violation.
SGX	 0 The fault is not related to SGX. 1 The fault resulted from violation of SGX-specific access-control requirements.

Figure 4-12. Page-Fault Error Code