


Figure 11-2. Cache Structure of the Intel Core i7 Processors



Figures borrowed from Meltdown and KAISER papers.

1. Last time ↙
 2. page fault
 - intro ↙
 - usage ↙
 - costs
 - thrashing
 3. mmap ↙
-

Monitor


KV-store.

Linearizability ↙


VA → PA

VPN → PPN

Q: fetch 1 VA, ⇒ Page



• Where is OS?







• meltdown / spectre.

↳ OOOExc + side channel

↳ speculative exec + side channel



• mitigation.




• page faults.

kernel user / ...

trapping funnel: syscall/interrupt/exceptions

→ line 1

→ line 2






e.g. U/S=1 RO

• x86.


```
movq 0xabc, %rax
```

↳ PF


• Usage.



- Distributed Shared Memory (DSM)




- COW: Copy-on-write



- GC.

- page replacement policies




→ FIFO :


LRU :

least recent used

Web server



CLOCK



CLOCK ~ LRU ~ OPT

Thrashing



Program: 50 Pages.

PMem: 40 Pages. + SSD

10 Pages.

Mem: 100ns

SSD: 1ms

Q:

$$\text{Avg latency} = \frac{40}{50} \cdot 100\text{ns} + \frac{10}{50} \cdot 10^6\text{ns}$$

$$\approx \underline{80\text{ns} + 20^5\text{ns}}$$

2000X

50 Page of PMem: 100ns

hailde