# RISC-V Instruction Listings 

(borrowed from "The RISC-V Reader: An Open Architecture Atlas"
Korean free version:
http://riscvbook.com/korean/risc-v-reader-korean-v1p0.pdf)

CS6640: Operating System Implementation
add rd, rs1, rs2

$$
x[r d]=x[r s 1]+x[r s 2]
$$

Add. R-type, RV32I and RV64I.
Adds register $\mathrm{x}[r s 2]$ to register $\mathrm{x}[r s 1]$ and writes the result to $\mathrm{x}[r d]$. Arithmetic overflow is ignored.
Compressed forms: c.add rd, rs2; c.mv rd, rs2

| 2524 |  | 2019 | 1211 |  | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000000 | rs2 | rs1 | 000 | rd | 0110011 |

## addi rd, rs1, immediate

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]+\operatorname{sext}(\text { immediate })
$$

Add Immediate. I-type, RV32I and RV64I.
Adds the sign-extended immediate to register $\mathrm{x}[r s l]$ and writes the result to $\mathrm{x}[r d]$. Arithmetic overflow is ignored.
Compressed forms: c.li rd, imm; c.addi rd, imm; c.addi16sp imm; c.addi4spn rd, imm

| 2019 |  | 1514 |  | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| immediate[11:0] | rs1 | 000 | rd | 0010011 |  |

## addiw rd, rs1, immediate $\mathrm{x}[\mathrm{rd}]=\operatorname{sext}((\mathrm{x}[\mathrm{rs} 1]+\operatorname{sext}(\mathrm{immediate}))[31: 0])$

 Add Word Immediate. I-type, RV64I only.Adds the sign-extended immediate to $\mathrm{x}[r s 1]$, truncates the result to 32 bits, and writes the sign-extended result to $\mathrm{x}[r d]$. Arithmetic overflow is ignored.
Compressed form: c.addiw rd, imm

| 20 | 19 |  | 1514 | 1211 |
| :---: | :---: | :---: | :---: | :---: |
| immediate[11:0] | rs1 | 000 | rd | 0011011 |

addw rd, rs1, rs2

```
x[rd] = sext((x[rs1] + x[rs2])[31:0])
```

Add Word. R-type, RV64I only.
Adds register $\mathrm{x}[r s 2]$ to register $\mathrm{x}[r s l]$, truncates the result to 32 bits, and writes the signextended result to $\mathrm{x}[r d]$. Arithmetic overflow is ignored.
Compressed form: c.addw rd, rs2

| 2524 | 2019 |  | 1514 |  | 1211 | 76 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0000000 | rs2 | rs1 | 000 | rd | 0111011 |  |

amoadd.d rd, rs2, (rs1)

```
x[rd] = AMO64(M[x[rs1]] + x[rs2])
```

Atomic Memory Operation: Add Doubleword. R-type, RV64A only.
Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s 1]$, then set that memory doubleword to $t+\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to $t$.

|  | $2726 \quad 2524$ |  |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | aq | rl | rs2 | rs1 | 011 | rd | 0101111 |

## amoadd.W rd, rs2, (rs1) $\quad \mathrm{x}[\mathrm{rd}]=\operatorname{AMOB2}(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]]+\mathrm{x}[\mathrm{rs} 2])$

 Atomic Memory Operation: Add Word. R-type, RV32A and RV64A.Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to $t+\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

| 2726 |  | 2019 | 1514 | 1211 | 76 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00000 | aq | rl | rs 2 | rs 1 | 010 | rd | 0101111 |

```
amoand.d rd, rs2, (rs1) x[rd] = AMO64(M[x[rs1]] & x[rs2])
```

Atomic Memory Operation: AND Doubleword. R-type, RV64A only.
Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s l]$, then set that memory doubleword to the bitwise AND of $t$ and $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to $t$.

| 27262524 |  |  |  | 2019 | $1514 \quad 1211$ |  | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01100 | aq | rl | rs2 | rs1 | 011 | rd | 0101111 |

amoand.W rd, rs2, (rs1) $\quad \mathrm{x}[\mathrm{rd}]=\operatorname{AMO32}(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]] \& \mathrm{x}[\mathrm{rs} 2])$
Atomic Memory Operation: AND Word. R-type, RV32A and RV64A.
Atomically, let $t$ be the value of the memory word at address x[rsl], then set that memory word to the bitwise AND of $t$ and $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

| 31 | 27262524 |  | 2019 | $14 \quad 1211$ |  | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01100 | aq $\mathrm{rl}^{\text {r }}$ | rs2 | rs1 | 010 | rd | 0101111 |

amomax.d rd, rs2, (rs1) $x[r d]=\operatorname{AMO64}(M[x[r s 1]] \operatorname{mAX} x[r s 2])$
Atomic Memory Operation: Maximum Doubleword. R-type, RV64A only.
Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s l]$, then set that memory doubleword to the larger of $t$ and $\mathrm{x}[r s 2]$, using a two's complement comparison. Set $\mathrm{x}[r d]$ to $t$.

| 31 | 2726 | 25 | 2419 |  | 1514 | 1211 | 76 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10100 | aq | rl | rs2 | rs1 | 011 | rd | 0101111 |  |

amomax. W rd, rs2, (rs1) $x[r d]=$ AMO32 ( $\mathrm{m}[\mathrm{x}[\mathrm{rs} 1]] \operatorname{mAX} \mathrm{x}[r s 2])$
Atomic Memory Operation: Maximum Word. R-type, RV32A and RV64A.
Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to the larger of $t$ and $\mathrm{x}[r s 2]$, using a two's complement comparison. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

| 27262524 |  |  | 2019 | $14 \quad 1211$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10100 | aq $\mathrm{rl}^{\text {l }}$ | rs2 | rs1 | 010 | rd | 0101111 |

amomaxu.d rd, rs2, (rs1) $x[r d]=\operatorname{AMO64}(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]] \operatorname{MAXU} \mathrm{x}[\mathrm{rs} 2])$ Atomic Memory Operation: Maximum Doubleword, Unsigned. R-type, RV64A only. Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s 1]$, then set that memory doubleword to the larger of $t$ and $\mathrm{x}[r s 2]$, using an unsigned comparison. Set $\mathrm{x}[r d]$ to $t$.

| 31 | $2726 \quad 2524$ |  | 2019 |  | 1211 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11100 | aq | rl | rs2 | rs1 | 011 | rd | 0101111 |

amomaxu.W rd, rs2, (rs1) $x[r d]=\operatorname{AMO32(M[x[rs1]]~MAXU~x[rs2])~}$ Atomic Memory Operation: Maximum Word, Unsigned. R-type, RV32A and RV64A.
Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to the larger of $t$ and $\mathrm{x}[r s 2]$, using an unsigned comparison. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

| 2726 | 25 | 2419 |  | 1514 |  | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 11100 | aq | rl | rs2 |  | rs1 | 010 | rd | 0101111 |

## amomin.d rd, rs2, (rs1) $x[r d]=\operatorname{AMO} 4(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]]$ MIN $\mathrm{x}[\mathrm{rs} 2])$

 Atomic Memory Operation: Minimum Doubleword. R-type, RV64A only.Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s l]$, then set that memory doubleword to the smaller of $t$ and $\mathrm{x}[r s 2]$, using a two's complement comparison. Set $\mathrm{X}[r d]$ to $t$.

|  | $2726 \quad 25 \quad 24$ |  |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10000 | aq | rl | rs2 | rs1 | 011 | rd | 0101111 |

amomin. W rd, rs2, (rs1) $x[r d]=\operatorname{AMO} 32(\mathrm{M}[\mathrm{x}[r s 1]] \operatorname{MIN} \mathrm{x}[r s 2])$ Atomic Memory Operation: Minimum Word. R-type, RV32A and RV64A.
Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to the smaller of $t$ and $\mathrm{x}[r s 2]$, using a two's complement comparison. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

| 27 | 20 | 2019 |  | 1514 | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 10000 | aq | rl | rs2 | rs1 | 010 | rd | 0101111 |

amominu.d rd, rs2, (rs1) $x[r d]=\operatorname{AMO64(M[x[rs1]]~MINU~} x[r s 2])$
Atomic Memory Operation: Minimum Doubleword, Unsigned. R-type, RV64A only.
Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s 1]$, then set that memory doubleword to the smaller of $t$ and $\mathrm{x}[r s 2]$, using an unsigned comparison. Set $\mathrm{x}[r d]$ to $t$.

| 27262524 |  |  | 2019 | 1514 | 76 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11000 | aq $\mathrm{rl}^{\text {r }}$ | rs2 | rs1 | 011 | rd | 0101111 |

## amominu.W rd, rs2, (rs1) $x[r d]=\operatorname{AMOS2(M[x[rs1]]~MINU~} x[r s 2])$

 Atomic Memory Operation: Minimum Word, Unsigned. R-type, RV32A and RV64A.Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to the smaller of $t$ and $\mathrm{x}[r s 2]$, using an unsigned comparison. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

|  | $2726 \quad 2524$ |  |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11000 | aq | rl | rs2 | rs1 | 010 | rd | 0101111 |

amoor.d rd, rs2, (rs1) $x[r d]=\operatorname{AMO64}(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]] \mid \mathrm{x}[\mathrm{rs} 2])$
Atomic Memory Operation: OR Doubleword. R-type, RV64A only.
Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s 1]$, then set that memory doubleword to the bitwise OR of $t$ and $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to $t$.

amoor.W rd, rs2, (rs1)
$\mathrm{x}[\mathrm{rd}]=\mathrm{AMO32}(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]] \mid \mathrm{x}[\mathrm{rs} 2])$
Atomic Memory Operation: OR Word. R-type, RV32A and RV64A.
Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to the bitwise OR of $t$ and $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

| 31 | 272625 |  | 2019 | 1211 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01000 | aq ${ }^{\text {r }}$ | rs2 | rs1 | 010 | rd | 0101111 |

amoswap.d rd, rs2, (rs1) $\mathrm{x}[\mathrm{rd}]=\operatorname{AMO64}(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]] \operatorname{SWAP} \mathrm{x}[\mathrm{rs} 2])$ Atomic Memory Operation: Swap Doubleword. R-type, RV64A only.
Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s 1]$, then set that memory doubleword to $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to $t$.

| 27 | 2019 |  | 1514 |  | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00001 | aq | rl | rs2 | rs1 | 011 | rd | 0101111 |

amoswap. W rd, rs2, (rs1) $x[r d]=$ AMO32 (M[x[rs1] SWAP $x[r s 2])$ Atomic Memory Operation: Swap Word. R-type, RV32A and RV64A.
Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

| 27 | 25 | 2019 |  | 1514 | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00001 | aq | rl | rs 2 | rs 1 | 010 | rd | 0101111 |

amoxor.d rd, rs2, (rs1) $x[r d]=\operatorname{AMO} 04\left(M[x[r s 1]]^{\wedge} x[r s 2]\right)$
Atomic Memory Operation: XOR Doubleword. R-type, RV64A only.
Atomically, let $t$ be the value of the memory doubleword at address $\mathrm{x}[r s 1]$, then set that memory doubleword to the bitwise XOR of $t$ and $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to $t$.

| 27 | 20 | 2019 |  | 1514 | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00100 | aq | rl | rs2 | rs1 | 011 | rd | 0101111 |

amoxor.W rd, rs2, (rs1)
$\mathrm{x}[\mathrm{rd}]=\mathrm{AMO} 32\left(\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]]^{\wedge} \mathrm{x}[\mathrm{rs} 2]\right)$
Atomic Memory Operation: XOR Word. R-type, RV32A and RV64A.
Atomically, let $t$ be the value of the memory word at address $\mathrm{x}[r s l]$, then set that memory word to the bitwise XOR of $t$ and $\mathrm{x}[r s 2]$. Set $\mathrm{x}[r d]$ to the sign extension of $t$.

|  | 27262524 |  |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00100 | aq | rl | rs2 | rs1 | 010 | rd | 0101111 |

and rd, rs1, rs2

$$
x[r d]=x[r s 1] \& x[r s 2]
$$

AND. R-type, RV32I and RV64I.
Computes the bitwise AND of registers $\mathrm{x}[r s 1]$ and $\mathrm{x}[r s 2]$ and writes the result to $\mathrm{x}[r d]$.
Compressed form: c.and rd, rs2

| 2524 |  | 2019 | 1514 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000000 | rs2 | rs1 | 111 | rd | 0110011 |

andi
rd, rs1, immediate

```
x[rd] = x[rs1] & sext(immediate)
```

AND Immediate. I-type, RV32I and RV64I.
Computes the bitwise AND of the sign-extended immediate and register $\mathrm{x}[r s l]$ and writes the result to $\mathrm{x}[r d]$.
Compressed form: c.andi rd, imm

auipc rd, immediate $\quad \mathrm{x}[\mathrm{rd}]=\mathrm{pc}+\operatorname{sext}($ immediate[31:12] << 12) Add Upper Immediate to PC. U-type, RV32I and RV64I.
Adds the sign-extended 20-bit immediate, left-shifted by 12 bits, to the $p c$, and writes the result to $\mathrm{x}[r d]$.

| 31 | 1211 | 76 |
| :--- | :--- | :--- |
| immediate[31:12] | rd | 0010111 |

## beq rs1, rs2, offset

```
if (rs1 == rs2) pc += sext(offset)
```

Branch if Equal. B-type, RV32I and RV64I.
If register $\mathrm{x}[r s l]$ equals register $\mathrm{x}[r s 2]$, set the $p c$ to the current $p c$ plus the sign-extended offset.
Compressed form: c.beqz rs1, offset

| 1 | 2019 |  | $1514 \quad 1211$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| offset[12\|10:5] | rs2 | rs1 | 000 | offset[4:1\|11] | 1100011 |

beqz rs1, offset

```
if (rs1 == 0) pc += sext(offset)
```

Branch if Equal to Zero. Pseudoinstruction, RV32I and RV64I.
Expands to beq rs1, x 0 , offset.
bge rs1, rs2, offset if (rs1 $\geq_{s}$ rs2) pc += sext (offset)
Branch if Greater Than or Equal. B-type, RV32I and RV64I.
If register $\mathrm{x}[r s 1]$ is at least $\mathrm{x}[r s 2]$, treating the values as two's complement numbers, set the $p c$ to the current $p c$ plus the sign-extended offset.

\left.| 2524 |  | 2011 | 1514 |  | 1211 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| offset[12\|10:5] | rs2 |  | rs1 | 101 | offset[4:1\|11] |$\right] 1100011 \quad 0$

## bgeu rs1, rs2, offset if (rs1 $\geq_{u}$ rs2) pc += sext(offset)

Branch if Greater Than or Equal, Unsigned. B-type, RV32I and RV64I.
If register $\mathrm{x}[r s 1]$ is at least $\mathrm{x}[r s 2]$, treating the values as unsigned numbers, set the $p c$ to the current $p c$ plus the sign-extended offset.

| 2524 |  | 2019 |  | 1514 |  | 1211 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| offset[12\|10:5] | rs2 |  | rs1 | 111 | offset[4:1\|11] | 1100011 |

## bgez rs1, offset if (rs1 $\geq_{s} 0$ ) pc += sext (offset)

Branch if Greater Than or Equal to Zero. Pseudoinstruction, RV32I and RV64I.
Expands to bge rs1, $\times 0$, offset.

$$
\text { bgt rs1, rs2, offset } \left.\quad \text { if (rs1 }>_{s} r s 2\right) p c+=\operatorname{sext}(o f f s e t)
$$

Branch if Greater Than. Pseudoinstruction, RV32I and RV64I.
Expands to blt rs2, rs1, offset.

```
bgtu rs1, rs2, offset
if (rs1 > }\mp@subsup{u}{u}{}\mathrm{ rs2) pc += sext(offset)
```

Branch if Greater Than, Unsigned. Pseudoinstruction, RV32I and RV64I.
Expands to bltu rs2, rs1, offset.

```
bgtz rs2, offset if (rs2 \(\left.>_{s} 0\right) \mathrm{pc}+=\operatorname{sext}(\mathrm{offset})\)
```

Branch if Greater Than Zero. Pseudoinstruction, RV32I and RV64I.
Expands to blt $\times 0$, rs2, offset.
ble rs1, rs2, offset

```
if (rs1 \leqs rs2) pc += sext(offset)
```

Branch if Less Than or Equal. Pseudoinstruction, RV32I and RV64I.
Expands to bge rs2, rs1, offset.
bleu rs1, rs2, offset if (rs1 $\leq_{u}$ rs2) pc += sext(offset)
Branch if Less Than or Equal, Unsigned. Pseudoinstruction, RV32I and RV64I.
Expands to bgeu rs2, rs1, offset.
blez rs2, offset

```
if (rs2 \leqs 0) pc += sext(offset)
```

Branch if Less Than or Equal to Zero. Pseudoinstruction, RV32I and RV64I.
Expands to bge $\times 0$, rs2, offset.

## blt rs1, rs2, offset

```
if (rs1 < rs rs) pc += sext(offset)
```

Branch if Less Than. B-type, RV32I and RV64I.
If register $\mathrm{x}[r s 1]$ is less than $\mathrm{x}[r s 2]$, treating the values as two's complement numbers, set the $p c$ to the current $p c$ plus the sign-extended offset.

| 2524 | 2019 |  | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| offset[12\|10:5] | rs2 | rs1 | 100 | offset[4:1\|11] | 1100011 |

## bltz rs1, offset

```
if (rs1 <s 0) pc += sext(offset)
```

Branch if Less Than Zero. Pseudoinstruction, RV32I and RV64I.
Expands to blt rs1, $\times 0$, offset.

## bltu rs1, rs2, offset

```
if (rs1 <u rs2) pc += sext(offset)
```

Branch if Less Than, Unsigned. B-type, RV32I and RV64I.
If register $\mathrm{x}[r s 1]$ is less than $\mathrm{x}[r s 2]$, treating the values as unsigned numbers, set the $p c$ to the current $p c$ plus the sign-extended offset.

| 2524 |  | 2019 | 1514 |  | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| offset[12\|10:5] | rs2 | rs1 | 110 | offset[4:1\|11] | 1100011 |  |

## bne rs1, rs2, offset <br> if (rs1 $\neq \mathrm{rs} 2) \mathrm{pc}+=\operatorname{sext}(\mathrm{offset})$

Branch if Not Equal. B-type, RV32I and RV64I.
If register $\mathrm{x}[r s l]$ does not equal register $\mathrm{x}[r s 2]$, set the $p c$ to the current $p c$ plus the signextended offset.
Compressed form: c.bnez rs1, offset

| 2524 |  | 2019 |  | 151411 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| offset[12\|10:5] | rs2 | rs1 | 001 | offset[4:1\|11] | 1100011 |

## bnez rs1, offset <br> ```if (rs1 f 0) pc += sext(offset)```

Branch if Not Equal to Zero. Pseudoinstruction, RV32I and RV64I.
Expands to bne rs1, $x 0$, offset.

## C.add rd, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rd}]+\mathrm{x}[\mathrm{rs} 2]
$$

Add. RV32IC and RV64IC.
Expands to add rd, rd, rs2. Invalid when $\mathrm{rd}=\mathrm{x} 0$ or $\mathrm{rs} 2=\mathrm{x} 0$.

| 15 | 13 | 12 | 11 | 76 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

## C.addi rd, imm

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[r d]+\operatorname{sext}(\mathrm{imm})
$$

Add Immediate. RV32IC and RV64IC.
Expands to addi rd, rd, imm.

| 15 | 13 |  | 76 |  | 21 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | $\operatorname{imm}[5]$ |  | rd | imm[4:0] | 01 |

## c.addi16sp imm

$$
\mathrm{x}[2]=\mathrm{x}[2]+\operatorname{sext}(\mathrm{imm})
$$

Add Immediate, Scaled by 16, to Stack Pointer. RV32IC and RV64IC.
Expands to addi $\times 2, \times 2, i m m$. Invalid when $\mathrm{imm}=0$.

| 15 | 13 | 126 |  | $21 \quad 0$ |
| :---: | :---: | :---: | :---: | :---: |
| 011 | $\operatorname{imm}[9]$ | 00010 | $\operatorname{imm}[4\|6\| 8: 7 \mid 5]$ | 01 |

C.addi4spn rd', uimm $\mathrm{x}\left[8+\mathrm{rd}^{\prime}\right]=\mathrm{x}[2]+$ uimm
Add Immediate, Scaled by 4, to Stack Pointer, Nondestructive. RV32IC and RV64IC.
Expands to addi $\mathrm{rd}, \mathrm{x} 2$, uimm, where $\mathrm{rd}=8+\mathrm{rd}^{\prime}$. Invalid when uimm=0.

| 1312 |  | 54 | 210 |
| :---: | :---: | :---: | :---: |
| 000 | uimm[5:4\|9:6|2|3] | $\mathrm{rd}^{\prime}$ | 00 |

c.addiw rd, imm

$$
\mathrm{x}[r d]=\operatorname{sext}((\mathrm{x}[\mathrm{rd}]+\operatorname{sext}(\mathrm{imm}))[31: 0])
$$

Add Word Immediate. RV64IC only.
Expands to addiw rd, rd, imm. Invalid when rd=x0.

C.and rd', rs2'

$$
\mathrm{x}\left[8+\mathrm{rd} \mathrm{~d}^{\prime}\right]=\mathrm{x}\left[8+\mathrm{rd}^{\prime}\right] \& \mathrm{x}\left[8+\mathrm{rs} 2^{\prime}\right]
$$ AND. RV32IC and RV64IC.

Expands to and rd, rd, rs2, where $\mathrm{rd}=8+\mathrm{rd}^{\prime}$ and $\mathrm{rs} 2=8+\mathrm{rs} 2^{\prime}$.

| 109 |  | 76 |  | 54 |
| :---: | :---: | :---: | :---: | :---: | $\mathbf{2 1} 0$

C.addW $\mathrm{rd}^{\prime}, \mathrm{rs} 2^{\prime} \quad \mathrm{x}\left[8+\mathrm{rd}^{\prime}\right]=\operatorname{sext}\left(\left(\mathrm{x}\left[8+\mathrm{rd} d^{\prime}\right]+\mathrm{x}\left[8+\mathrm{rs} 2^{\prime}\right]\right)[31: 0]\right)$ Add Word. RV64IC only.
Expands to addw rd, rd, rs2, where $r d=8+\mathrm{rd}^{\prime}$ and $\mathrm{rs} 2=8+\mathrm{rs} 2^{\prime}$.

| 15 |  | 76 |  | 74 | 21 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100111 | rd $^{\prime}$ | 01 | $\mathrm{rs}^{\prime}$ | 01 |  |

C.andi rd', imm

$$
\mathrm{x}\left[8+\mathrm{rd} \mathrm{~d}^{\prime}\right]=\mathrm{x}\left[8+\mathrm{rd} \mathrm{~d}^{\prime}\right] \& \operatorname{sext}(\mathrm{imm})
$$

AND Immediate. RV32IC and RV64IC.
Expands to andi rd , rd , imm , where $\mathrm{rd}=8+\mathrm{rd}^{\prime}$.

| 15 | 13 | 12 | 11 | 109 | 76 |  | 21 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | imm[5] | 10 | $\mathrm{rd}^{\prime}$ | $\operatorname{imm}[4: 0]$ | 01 |  |  |  |

C.beqZ rs1', offset if (x[8+rs1'] == 0) pc += sext (offset)

Branch if Equal to Zero. RV32IC and RV64IC.
Expands to beq rs1, x0, offset, where rs1=8+rs1'.

| 1312 |  | 109 |  | 21 |
| :---: | :---: | :---: | :---: | :---: |
| 110 | offset[8\|4:3] | rs $1^{\prime}$ | offset[7:6\|2:1|5] | 01 |

## c.bnez rs1', offset <br> ```if (x[8+rs1'] = 0) pc += sext(offset)```

Branch if Not Equal to Zero. RV32IC and RV64IC.
Expands to bne rs1, $\times 0$, offset, where rs $1=8+\mathrm{rs} 1^{\prime}$.

| 15 | 1012 |  | 21 | 0 |
| :---: | :--- | :--- | :--- | :--- |
| 111 | offset[8\|4:3] | rs 1 $^{\prime}$ | offset[7:6\|2:1|5] | 01 |

## c.ebreak

Environment Breakpoint. RV32IC and RV64IC.
Expands to ebreak.

| 15 | 13 | 12 | 11 | 76 |
| :---: | :---: | :---: | :---: | :---: |
| 100 | 1 | 00000 | 00000 | 10 |

C.fld rd', uimm (rs1') $\quad f\left[8+r d^{\prime}\right]=M\left[x\left[8+r s 1^{\prime}\right]+\operatorname{uimm}\right][63: 0]$

Floating-point Load Doubleword. RV32DC and RV64DC.
Expands to $\mathbf{f l d} \mathrm{rd}$, uimm(rs1), where $\mathrm{rd}=8+\mathrm{rd}^{\prime}$ and $\mathrm{rs} 1=8+\mathrm{rs1}^{\prime}$.


$$
\text { C.fldsp rd, uimm }(x 2) \quad f[r d]=M[x[2]+u i m m][63: 0]
$$

Floating-point Load Doubleword, Stack-Pointer Relative. RV32DC and RV64DC.
Expands to fld rd, uimm( $\times 2$ ).

| 15 | 12 |  | 76 |  |
| :---: | :---: | :---: | :---: | :---: |
| 21 | 2 |  |  |  |
| 001 | uimm[5] | rd | uimm[4:3\|8:6] | 10 |

C.flw rd', uimm(rs1')

```
f[8+rd'] = M[x[8+rs1'] + uimm][31:0]
```

Floating-point Load Word. RV32FC only.
Expands to flw rd, uimm(rs1), where rd=8+rd' and rs1=8+rs1 ${ }^{\prime}$.

| 1312 |  | 109 | $6 \quad 54$ |  | 210 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 011 | uimm[5:3] | rs1' | uimm[2\|6] | $\mathrm{rd}^{\prime}$ | 00 |

C.flwsp rd, uimm(x2) $\quad \mathrm{f}[\mathrm{rd}]=\mathrm{m}[\mathrm{x}[2]+\mathrm{uimm}][31: 0]$

Floating-point Load Word, Stack-Pointer Relative. RV32FC only.
Expands to flw rd, uimm ( $\times 2$ ).

| 15 | 13 | 12 | 11 | 76 | 21 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 011 | uimm[5] |  | rd | uimm[4:2\|7:6] | 10 |

C.fsd rs2', uimm(rs1') $M\left[x\left[8+r s 1^{\prime}\right]+\operatorname{uimm}\right][63: 0]=f\left[8+r s 2^{\prime}\right]$
Floating-point Store Doubleword. RV32DC and RV64DC.
Expands to fsd rs2, uimm(rs1), where rs2=8+rs2 ${ }^{\prime}$ and rs1=8+rs $1^{\prime}$.

| 1312 |  | 109 | 54 |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 101 | uimm[5:3] | rs1 ${ }^{\prime}$ | uimm[7:6] | $\mathrm{rs} 2^{\prime}$ | 00 |

C.fsdsp rs2, uimm(×2)

$$
\mathrm{M}[\mathrm{x}[2]+\text { uimm }][63: 0]=\mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Store Doubleword, Stack-Pointer Relative. RV32DC and RV64DC.
Expands to fsd rs2, uimm $(\times 2)$.

| 1312 |  |  | 26 |
| :---: | :---: | :---: | :---: |
| 101 | uimm[5:3\|8:6] | rs2 | 10 |

## C.fSW rs $2^{\prime}$, uimm(rs1') $\quad$ [x[8+rs1'] + uimm $[31: 0]=f\left[8+r s 2^{\prime}\right]$

Floating-point Store Word. RV32FC only.
Expands to fsw rs2, uimm(rs1), where rs2=8+rs2 ${ }^{\prime}$ and $\mathrm{rs} 1=8+r s 1^{\prime}$.

| 1312 |  | 109 | 76 | 4 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 111 | uimm[5:3] | rs1 ${ }^{\prime}$ | uimm[2\|6] | rs2 ${ }^{\prime}$ | 00 |

## C.fSWSP rs2, uimm(x2) $\quad$ M[x[2] $+\operatorname{uimm}][31: 0]=f[r s 2]$

Floating-point Store Word, Stack-Pointer Relative. RV32FC only.
Expands to fsw rs2, uimm( $\times 2$ ).

| 15 | 76 |  | $21 \quad 0$ |
| :---: | :---: | :---: | :---: |
| 111 | uimm[5:2\|7:6] | rs2 | 10 |

C. $\mathbf{j}$ offset

Jump. RV32IC and RV64IC.
Expands to jal $\times 0$, offset.

| 15 |  | $21 \quad 0$ |
| :---: | :--- | ---: |
| 101 | offset $[11\|4\| 9: 8\|10\| 6\|7\| 3: 1 \mid 5]$ | 01 |

C.jal offset

```
x[1] = pc+2; pc += sext(offset)
```

Jump and Link. RV32IC only.
Expands to jal $\times 1$, offset.

| 15 |  | $21 \quad 0$ |
| :---: | :--- | :--- |
| 001 | offset $[11\|4\| 9: 8\|10\| 6\|7\| 3: 1 \mid 5]$ | 01 |

C.jalr rs1

```
t = pc+2; pc = x[rs1]; x[1] = t
```

Jump and Link Register. RV32IC and RV64IC.
Expands to jalr $\times 1,0(\mathrm{rs} 1)$. Invalid when $\mathrm{rs} 1=\mathrm{x} 0$.

| 15 | 13 | 12 | 11 | 76 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 1 | rs1 | 00000 | 10 |  |

C.jr rs1

Jump Register. RV32IC and RV64IC.
Expands to jalr $\times 0,0(\mathrm{rs} 1)$. Invalid when $\mathrm{rs} 1=\mathrm{x} 0$.

| 15 | 13 | 12 | 11 | 76 | $21 \quad 0$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 0 | rs1 | 00000 | 10 |  |

C. Id rd', uimm(rs1')

```
x[8+rd'] = M[x[8+rs1'] + uimm][63:0]
```

Load Doubleword. RV64IC only.
Expands to ld rd, uimm(rs1), where $r d=8+\mathrm{rd}^{\prime}$ and $\mathrm{rs} 1=8+\mathrm{rs}^{\prime}{ }^{\prime}$.

C.Idsp rd, uimm(x2)

$$
x[r d]=M[x[2]+\text { uimm }][63: 0]
$$

Load Doubleword, Stack-Pointer Relative. RV64IC only.
Expands to ld rd, uimm( $\times 2$ ). Invalid when $r d=x 0$.

| 15 | 13 | 12 |  | 76 | 21 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 011 | uimm[5] |  | rd | uimm[4:3\|8:6] | 10 |

C. li rd, imm

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}(\mathrm{imm})
$$

Load Immediate. RV32IC and RV64IC.
Expands to addi $\mathrm{rd}, \times 0$, imm.

| 15 | 13 | 76 |  | 21 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 010 | imm[5] | rd | imm[4:0] | 01 |  |

c.lui rd, imm

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}(\operatorname{imm}[17: 12] \ll 12)
$$

Load Upper Immediate. RV32IC and RV64IC.
Expands to lui rd, imm. Invalid when $\mathrm{rd}=\mathrm{x} 2$ or $\mathrm{imm}=0$.

| 15 | 13 | 12 |  | 76 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

C.IW rd', uimm(rs1') $\quad x\left[8+r d^{\prime}\right]=\operatorname{sext}\left(M\left[x\left[8+r s 1^{\prime}\right]+\operatorname{uimm}\right][31: 0]\right)$

Load Word. RV32IC and RV64IC.
Expands to lw rd, uimm(rs1), where rd=8+rd' and rs1=8+rs1 ${ }^{\prime}$.

| 15 | 1312 |  | 76 |  | 54 |
| :---: | :---: | :---: | :---: | :---: | :---: | 

C.lWSP rd, uimm (x2) $\quad x[r d]=\operatorname{sext}(M[x[2]+\operatorname{uimm}][31: 0])$

Load Word, Stack-Pointer Relative. RV32IC and RV64IC.
Expands to lw rd, uimm( $\times 2$ ). Invalid when $\mathrm{rd}=\mathrm{x} 0$.

| 15 | 13 |  | 76 |  | 21 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 010 | uimm[5] |  | rd | uimm[4:2\|7:6] | 10 |

## C.MV rd, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 2]
$$

Move. RV32IC and RV64IC.
Expands to add rd, $\times 0$, rs2. Invalid when $\mathrm{rs} 2=\mathrm{x} 0$.

| 15 | 12 | 76 |  | 21 |
| :---: | :---: | :---: | :---: | :---: |
| 100 | 0 | rd | rs2 | 10 |

C.Or rd', rs2 ${ }^{\prime}$

```
x[8+rd'] = x[8+rd'] | x[8+rs2']
```

OR. RV32IC and RV64IC.
Expands to or rd, rd, rs2, where $\mathrm{rd}=8+\mathrm{rd}^{\prime}$ and $\mathrm{rs} 2=8+\mathrm{rs}^{\prime}{ }^{\prime}$.

| 109 |  | 7654 |  | 21 |
| :---: | :---: | :---: | :---: | :---: |
| 100011 | rd ${ }^{\prime}$ | 10 | rs2 ${ }^{\prime}$ | 01 |

C.Sd rs2', uimm(rs1')
$M\left[x\left[8+r s 1^{\prime}\right]+\operatorname{uimm}\right][63: 0]=x\left[8+r s 2^{\prime}\right]$

Store Doubleword. RV64IC only.
Expands to sd rs2, uimm(rs1), where rs2=8+rs2 ${ }^{\prime}$ and rs1=8+rs1'.

| 15 | 1312 | 109 | 76 |  | 54 |
| :---: | :--- | :--- | :--- | :--- | :--- |

## C.SdSP rs2, uimm(x2) $\quad M[x[2]+\operatorname{uimm}][63: 0]=x[r s 2]$

 Store Doubleword, Stack-Pointer Relative. RV64IC only.Expands to sd rs2, uimm ( $\times 2$ ).

| 1312 |  | 21 | 2 |
| :---: | :---: | :---: | :---: |
| 111 | uimm[5:3\|8:6] | rs2 | 10 |

C.Slli rd, uimm $\quad x[r d]=x[r d] \ll$ uimm

Shift Left Logical Immediate. RV32IC and RV64IC.
Expands to slli rd, rd, uimm.

| 13 | 12 |  | 11 |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 21 | 0 |  |  |
| 000 | uimm[5] | rd | uimm[4:0] | 10 |

C.Srai rd', uimm $\quad \mathrm{x}\left[8+\mathrm{rd}^{\prime}\right]=\mathrm{x}\left[8+\mathrm{rd}^{\prime}\right] \gg_{s}$ uimm

Shift Right Arithmetic Immediate. RV32IC and RV64IC.
Expands to srai rd, rd, uimm, where $\mathrm{rd}=8+\mathrm{rd}^{\prime}$.

| 15 | 12 | 11 | 109 | 76 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | uimm[5] | 01 | $\mathrm{rd}^{\prime}$ | uimm[4:0] | 01 |

## C.Srli rd', uimm $\quad x\left[8+r d^{\prime}\right]=x\left[8+r d^{\prime}\right] \gg_{u}$ uimm

Shift Right Logical Immediate. RV32IC and RV64IC.
Expands to srli rd, rd, uimm, where $r d=8+$ rd $^{\prime}$.

C.sub rd', rs2'

$$
\mathrm{x}\left[8+\mathrm{rd} \mathrm{~d}^{\prime}\right]=\mathrm{x}\left[8+\mathrm{rd} \mathrm{~d}^{\prime}\right]-\mathrm{x}\left[8+\mathrm{rs} 2^{\prime}\right]
$$

Subtract. RV32IC and RV64IC.
Expands to sub rd, rd, rs2, where $\mathrm{rd}=8+\mathrm{rd} d^{\prime}$ and $\mathrm{rs} 2=8+\mathrm{rs} 2^{\prime}$.

| 109 |  | 6 |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| 100011 | rd ${ }^{\prime}$ | 00 | rs2 ${ }^{\prime}$ | 01 |

C.SubW rd', rs2 ${ }^{\prime} \quad \mathrm{x}\left[8+\mathrm{rd}^{\prime}\right]=\operatorname{sext}\left(\left(\mathrm{x}\left[8+r d^{\prime}\right]-\mathrm{x}\left[8+r s 2^{\prime}\right]\right)[31: 0]\right)$

Subtract Word. RV64IC only.
Expands to subw rd, rd, rs2, where rd=8+rd' and rs2=8+rs2'.

| 15 | 109 | 76 |  | 54 | 21 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100111 | $\mathrm{rd}^{\prime}$ | 00 | $\mathrm{rs} 2^{\prime}$ | 01 |  |

## C.SW rs2', uimm(rs1') $\quad$ [ $\left[x\left[8+r s 1^{\prime}\right]+\right.$ uimm $[31: 0]=x\left[8+r s 2^{\prime}\right]$

Store Word. RV32IC and RV64IC.
Expands to sw rs2, uimm(rs1), where rs2=8+rs2 $2^{\prime}$ and $\mathrm{rs} 1=8+\mathrm{rs}^{\prime}{ }^{\prime}$.
$15 \quad 1312$

| 109 |  | 76 | 54 | 21 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 110 | uimm[5:3] | $\mathrm{rs}^{\prime}$ | uimm[2\|6] | $\mathrm{rs} 2^{\prime}$ | 00 |

C.SWSP rs2, uimm(x2) $\quad$ M[x[2] $+\operatorname{uimm}][31: 0]=x[r s 2]$

Store Word, Stack-Pointer Relative. RV32IC and RV64IC.
Expands to sw rs2, uimm( $\times 2$ ).

| 15 | ${ }^{1312}$ | $21 \quad 0$ |  |
| :---: | :---: | :---: | :---: |
| 110 | uimm[5:2\|7:6] | rs2 | 10 |

C. XOr rd', rs2 ${ }^{\prime}$

```
x[8+rd'] = x[8+rd'] ^ x[8+rs2']
```

Exclusive-OR. RV32IC and RV64IC.
Expands to xor rd , rd , rs 2 , where $\mathrm{rd}=8+\mathrm{rd} d^{\prime}$ and $\mathrm{rs} 2=8+\mathrm{rs} 2^{\prime}$.


Call rd, symbol

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{pc}+8 ; \mathrm{pc}=\text { \&symbol }
$$

Call. Pseudoinstruction, RV32I and RV64I.
Writes the address of the next instruction $(p c+8)$ to $\mathrm{x}[r d]$, then sets the $p c$ to symbol. Expands to auipe rd, offsetHi then jalr rd, offsetLo(rd). If $r d$ is omitted, x 1 is implied.

CSrr rd, csr $\quad \mathrm{x}[\mathrm{rd}]=\mathrm{CSRs}[\mathrm{csr}]$
Control and Status Register Read. Pseudoinstruction, RV32I and RV64I.
Copies control and status register $c s r$ to $\mathrm{x}[r d]$. Expands to $\mathbf{c s r r s} \mathrm{rd}, \mathrm{csr}, \mathrm{x0}$.

CSHC csr, rs1 CSRs[csr] \& $=\sim \mathrm{x}[\mathrm{rs} 1]$
Control and Status Register Clear. Pseudoinstruction, RV32I and RV64I.
For each bit set in $\mathrm{x}[r s 1]$, clear the corresponding bit in control and status register $c s r$. Expands to csrrc $\times 0$, csr, rs1.
csrci
csr, zimm[4:0]
CSRs[csr] \& $=\sim$ zimm
Control and Status Register Clear Immediate. Pseudoinstruction, RV32I and RV64I.
For each bit set in the five-bit zero-extended immediate, clear the corresponding bit in control and status register $c s r$. Expands to $\mathbf{c s r r c i} \times 0, \mathrm{csr}$, zimm.

CSrrC rd, csr, rs1 $t=\operatorname{CSRs}[\mathrm{csr}] ; \operatorname{CSRs}[\mathrm{csr}]=t \& \sim \mathrm{x}[\mathrm{rs} 1] ; \mathrm{x}[\mathrm{rd}]=t$ Control and Status Register Read and Clear. I-type, RV32I and RV64I.
Let $t$ be the value of control and status register $c s r$. Write the bitwise AND of $t$ and the ones' complement of $\mathrm{x}[r s l]$ to the $c s r$, then write $t$ to $\mathrm{x}[r d]$.

| 2019 |  | 1514 |  | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| csr | rs1 | 011 | rd | 1110011 |  |

CSrrCi rd, csr, zimm[4:0] $t=\operatorname{CSRs}[\mathrm{csr}] ; \operatorname{CSRs}[\mathrm{csr}]=t \& \sim z i m m ; x[r d]=$ $t$
Control and Status Register Read and Clear Immediate. I-type, RV32I and RV64I.
Let $t$ be the value of control and status register $c s r$. Write the bitwise AND of $t$ and the ones' complement of the five-bit zero-extended immediate zimm to the $c s r$, then write $t$ to $\mathrm{x}[r d]$. (Bits 5 and above in the $c s r$ are not modified.)


CSrrS rd, csr, rs1 $t=\operatorname{CSRs}[\mathrm{csr}] ; \operatorname{CSRs}[\mathrm{csr}]=t \mid \mathrm{x}[r s 1] ; \mathrm{x}[r \mathrm{~d}]=t$ Control and Status Register Read and Set. I-type, RV32I and RV64I.
Let $t$ be the value of control and status register $c s r$. Write the bitwise OR of $t$ and $\mathrm{x}[r s l]$ to the $c s r$, then write $t$ to $\mathrm{x}[r d]$.

| 2019 |  | 1514 |  | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| csr | rs1 | 010 | rd | 1110011 |  |

CSrrsi rd, csr, zimm[4:0] $t=\operatorname{CSRs}[c s r] ; \operatorname{CSRs}[c s r]=t \mid \operatorname{zimm} ; x[r d]=$ $t$

Control and Status Register Read and Set Immediate. I-type, RV32I and RV64I.
Let $t$ be the value of control and status register $c s r$. Write the bitwise OR of $t$ and the five-bit zero-extended immediate zimm to the $c s r$, then write $t$ to $\mathrm{x}[r d]$. (Bits 5 and above in the $c s r$ are not modified.)


CSrrW rd, csr, rs1 $\quad t=\operatorname{CSRs}[\operatorname{csr}] ; \operatorname{CSRs}[\operatorname{csr}]=\mathrm{x}[\mathrm{rs} 1] ; \mathrm{x}[\mathrm{rd}]=t$ Control and Status Register Read and Write. I-type, RV32I and RV64I.
Let $t$ be the value of control and status register $c s r$. Copy $\mathrm{x}[r s l]$ to the $c s r$, then write $t$ to $\mathrm{x}[r d]$.

csrrwi
rd, CSr, zimm[4:0]

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{CSRs}[\mathrm{csr}] ; \operatorname{CSRs}[\mathrm{csr}]=\mathrm{zimm}
$$ Control and Status Register Read and Write Immediate. I-type, RV32I and RV64I.

Copies the control and status register $c s r$ to $\mathrm{x}[r d]$, then writes the five-bit zero-extended immediate zimm to the csr.

| 2019 |  | 1514 |  | 1211 |
| :--- | :---: | :---: | :---: | :---: |
| 0 | 76 | 0 |  |  |
| csr | zimm[4:0] | 101 | rd | 1110011 |

## CSrS csr, rs1

Control and Status Register Set. Pseudoinstruction, RV32I and RV64I.
For each bit set in $\mathrm{x}[r s 1]$, set the corresponding bit in control and status register $c s r$. Expands to csrrs $\times 0, \mathrm{csr}, \mathrm{rs} 1$.

CSrsi csr, zimm[4:0]
CSRs[csr] |= zimm
Control and Status Register Set Immediate. Pseudoinstruction, RV32I and RV64I.
For each bit set in the five-bit zero-extended immediate, set the corresponding bit in control and status register $c s r$. Expands to csrrsi $\times 0$, csr, zimm.

CSTW csr, rs1
CSRs [csr] $=\mathrm{x}[\mathrm{rs} 1]$
Control and Status Register Write. Pseudoinstruction, RV32I and RV64I.
Copies $\mathrm{x}[r s l]$ to control and status register $c s r$. Expands to csrrw $\times 0, \mathrm{csr}, \mathrm{rs} 1$.

CSrWi csr, zimm[4:0]
CSRs[csr] = zimm
Control and Status Register Write Immediate. Pseudoinstruction, RV32I and RV64I.
Copies the five-bit zero-extended immediate to control and status register csr. Expands to csrrwi $\times 0$, csr, zimm.
div rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1] \div s \mathrm{x}[\mathrm{rs} 2]
$$

Divide. R-type, RV32M and RV64M.
Divides $\mathrm{x}[r s l]$ by $\mathrm{x}[r s 2]$, rounding towards zero, treating the values as two's complement numbers, and writes the quotient to $\mathrm{x}[r d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000001 | rs2 | rs1 | 100 | rd | 0110011 |

## divu rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1] \div{ }_{u} \mathrm{x}[\mathrm{rs} 2]
$$

Divide, Unsigned. R-type, RV32M and RV64M.
Divides $\mathrm{x}[r s 1]$ by $\mathrm{x}[r s 2]$, rounding towards zero, treating the values as unsigned numbers, and writes the quotient to $\mathrm{x}[r d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000001 | rs2 | rs1 | 101 | rd | 0110011 |

divuw rd, rs1, rs2

```
x[rd] = sext(x[rs1][31:0] \divu x[rs2][31:0])
```

Divide Word, Unsigned. R-type, RV64M only.
Divides the lower 32 bits of $\mathrm{x}[r s 1]$ by the lower 32 bits of $\mathrm{x}[r s 2]$, rounding towards zero, treating the values as unsigned numbers, and writes the sign-extended 32-bit quotient to $\mathrm{x}[r d]$.

| 2524 | 2019 |  | 1514 |  | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000001 | rs2 | rs1 | 101 | rd | 0111011 |  |

## divw rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}(\mathrm{x}[\mathrm{rs} 1][31: 0] \div s \mathrm{x}[\mathrm{rs} 2][31: 0])
$$

Divide Word. R-type, RV64M only.
Divides the lower 32 bits of $\mathrm{x}[r s l]$ by the lower 32 bits of $\mathrm{x}[r s 2]$, rounding towards zero, treating the values as two's complement numbers, and writes the sign-extended 32-bit quotient to $\mathrm{x}[r d]$.

| 2524 |  | 2019 |  | 1514 |  | 1211 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 76 | rs1 | 100 | rd | 0111011 |  |
| 0000001 | rs2 | rs |  |  |  |  |

## ebreak

Environment Breakpoint. I-type, RV32I and RV64I.
Makes a request of the debugger by raising a Breakpoint exception.


## ecall

Environment Call. I-type, RV32I and RV64I.
Makes a request of the execution environment by raising an Environment Call exception.

| 2019 |  | 1514 |  | 1211 |
| :--- | :--- | :--- | :--- | :--- |
| 16 | 0 |  |  |  |
| 000000000000 | 00000 | 000 | 00000 | 1110011 |

## fabs.d rd, rs1

$\mathrm{f}[\mathrm{rd}]=|\mathrm{f}[\mathrm{rs} 1]|$
Floating-point Absolute Value. Pseudoinstruction, RV32D and RV64D.
Writes the absolute value of the double-precision floating-point number in $\mathrm{f}[r s l]$ to $\mathrm{f}[r d]$. Expands to fsgnjx.d rd, rs1, rs1.

## fabs.s rd, rs1

Floating-point Absolute Value. Pseudoinstruction, RV32F and RV64F.
Writes the absolute value of the single-precision floating-point number in $\mathrm{f}[r s l]$ to $\mathrm{f}[r d]$. Expands to fsgnjx.s rd, rs1, rs1.

## fadd.d rd, rs1, rs2

$\mathrm{f}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]+\mathrm{f}[\mathrm{rs} 2]$
Floating-point Add, Double-Precision. R-type, RV32D and RV64D.
Adds the double-precision floating-point numbers in registers $\mathrm{f}[r s 1]$ and $\mathrm{f}[r s 2]$ and writes the rounded double-precision sum to $\mathrm{f}[r d]$.

|  | 2524 |  | 2019 |  | 1514 |  | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 0000001 | rs2 | rs1 | rm | rd | 1010011 |  |  |  |  |

## fadd.s rd, rs1, rs2

$$
\mathrm{f}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]+\mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Add, Single-Precision. R-type, RV32F and RV64F.
Adds the single-precision floating-point numbers in registers $\mathrm{f}[r s 1]$ and $\mathrm{f}[r s 2]$ and writes the rounded single-precision sum to $\mathrm{f}[r d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000000 | rs2 | rs1 | rm | rd | 1010011 |

## fclass.d rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{classify}_{d}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Classify, Double-Precision. R-type, RV32D and RV64D.
Writes to $\mathrm{x}[r d]$ a mask indicating the class of the double-precision floating-point number in $\mathrm{f}[r s l]$. See the description of fclass.s for the interpretation of the value written to $\mathrm{x}[r d]$.

| 2524 | 2019 | 1514 |  | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1110001 | 00000 | rs1 | 001 | rd | 1010011 |  |

## fclass.s rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{classify}_{s}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Classify, Single-Precision. R-type, RV32F and RV64F.
Writes to $\mathrm{x}[r d]$ a mask indicating the class of the single-precision floating-point number in $\mathrm{f}[r s l]$. Exactly one bit in $\mathrm{x}[r d]$ is set, per the following table:

| $\mathrm{x}[r d]$ bit | Meaning |
| :---: | :--- |
| 0 | $\mathrm{f}[r s l]$ is $-\infty$. |
| 1 | $\mathrm{f}[r s l]$ is a negative normal number. |
| 2 | $\mathrm{f}[r s l]$ is a negative subnormal number. |
| 3 | $\mathrm{f}[r s l]$ is -0. |
| 4 | $\mathrm{f}[r s l]$ is +0. |
| 5 | $\mathrm{f}[r s l]$ is a positive subnormal number. |
| 6 | $\mathrm{f}[r s l]$ is a positive normal number. |
| 7 | $\mathrm{f}[r s l]$ is $+\infty$. |
| 8 | $\mathrm{f}[r s l]$ is a signaling NaN. |
| 9 | $\mathrm{f}[r s l]$ is a quiet NaN. |


| 2524 | 2019 |  | 15141211 |  | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1110000 | 00000 | rs1 | 001 | rd | 1010011 |

## fcvt.d.I rd, rs1

```
f[rd] = f64 s64 (x[rs1])
```

Floating-point Convert to Double from Long. R-type, RV64D only.
Converts the 64-bit two's complement integer in $\mathrm{x}[r s 1]$ to a double-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 | 2019 | 1514 |  | 1211 | 76 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1101001 | 00010 | rs1 | rm | rd | 1010011 |  |

## fcvt.d.lu rd, rs1 <br> $\mathrm{f}[\mathrm{rd}]=\mathrm{f} 64_{u 64}(\mathrm{x}[\mathrm{rs} 1])$

Floating-point Convert to Double from Unsigned Long. R-type, RV64D only.
Converts the 64 -bit unsigned integer in $\mathrm{x}[r s l]$ to a double-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1101001 | 00011 | rs1 | rm | rd | 1010011 |  |

## fcvt.d.s rd, rs1

$$
\mathrm{f}[\mathrm{rd}]=\mathrm{f} 64_{f 32}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Convert to Double from Single. R-type, RV32D and RV64D.
Converts the single-precision floating-point number in $\mathrm{f}[r s l]$ to a double-precision floatingpoint number and writes it to $\mathrm{f}[\mathrm{r} d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0100001 | 00000 | rs1 | rm | rd | 1010011 |

## fcvt.d.w rd, rs1

$$
\mathrm{f}[\mathrm{rd}]=\mathrm{f} 64_{s 32}(\mathrm{x}[\mathrm{rs} 1])
$$

Floating-point Convert to Double from Word. R-type, RV32D and RV64D.
Converts the 32 -bit two's complement integer in $\mathrm{x}[r s l]$ to a double-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 |  | 2019 |  | 1514 | 1211 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1101001 | 00000 | rs1 | rm | rd | 1010011 |

## fcvt.d.wu rd, rs1

$\mathrm{f}[\mathrm{rd}]=\mathrm{f} 64_{u 32}(\mathrm{x}[\mathrm{rs} 1])$
Floating-point Convert to Double from Unsigned Word. R-type, RV32D and RV64D.
Converts the 32-bit unsigned integer in $\mathrm{x}[r s l]$ to a double-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 | 2019 |  | 1514 |  | 1211 | 76 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1101001 | 00001 | rs 1 | rm | rd | 1010011 |  |

## fcvt.l.d rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{s} 64_{f 64}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Convert to Long from Double. R-type, RV64D only.
Converts the double-precision floating-point number in register $\mathrm{f}[r s l]$ to a 64-bit two's complement integer and writes it to $\mathrm{x}[r d]$.

| 2524 | 2019 |  | 1514 |  | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1100001 | 00010 | rs1 | rm | rd | 1010011 |  |

## fcvt.l.s rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{s} 64_{f 32}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Convert to Long from Single. R-type, RV64F only.
Converts the single-precision floating-point number in register $\mathrm{f}[r s l]$ to a 64-bit two's complement integer and writes it to $\mathrm{x}[r d]$.

| 31 | 2524 | 2019 |  | 14 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1100000 | 00010 | rs1 | rm | rd | 1010011 |  |

## fcvt.lu.d rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{u} 64_{f 64}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Convert to Unsigned Long from Double. R-type, RV64D only.
Converts the double-precision floating-point number in register $\mathrm{f}[r s 1]$ to a 64-bit unsigned integer and writes it to $\mathrm{x}[r d]$.

| 2524 | 2019 |  | 1514 |  | 1211 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | rm | rd | 1010011 |  |  |

## fcvt.lu.s rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{u} 64_{f 32}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Convert to Unsigned Long from Single. R-type, RV64F only.
Converts the single-precision floating-point number in register $\mathrm{f}[r s 1]$ to a 64-bit unsigned integer and writes it to $\mathrm{x}[r d]$.

| 25 | 25 | 2019 |  | 1514 | 1211 | 76 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1100000 | 00011 | rs1 | rm | rd | 1010011 |  |

## fcvt.s.d rd, rs1

$$
\mathrm{f}[\mathrm{rd}]=\mathrm{f} 32_{f 64}(\mathrm{f}[\mathrm{rs} 1])
$$

Floating-point Convert to Single from Double. R-type, RV32D and RV64D.
Converts the double-precision floating-point number in $\mathrm{f}[r s l]$ to a single-precision floatingpoint number and writes it to $f[r d]$.


## fcvt.s.l rd, rs1

```
f[rd] = f32 s64 (x[rs1])
```

Floating-point Convert to Single from Long. R-type, RV64F only.
Converts the 64-bit two's complement integer in $\mathrm{x}[r s l]$ to a single-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1101000 | 00010 | rs1 | rm | rd | 1010011 |

## fcvt.s.lu rd, rs1 <br> $\mathrm{f}[\mathrm{rd}]=\mathrm{f} 32_{u 64}(\mathrm{x}[\mathrm{rs} 1])$

Floating-point Convert to Single from Unsigned Long. R-type, RV64F only.
Converts the 64-bit unsigned integer in $\mathrm{x}[r s l]$ to a single-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 |  | 2019 |  | 1514 | 1211 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1101000 | 00011 | rs1 | rm | rd | 1010011 |

## fcvt.s.w rd, rs1

```
f[rd] = f32 s32 (x[rs1])
```

Floating-point Convert to Single from Word. R-type, RV32F and RV64F.
Converts the 32-bit two's complement integer in $\mathrm{x}[r \mathrm{rl}]$ to a single-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 | 2019 |  | 1514 |  | 1211 | 76 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1101000 | 00000 | rs 1 | rm | rd | 1010011 |  |

fcvt.s.wu rd, rs1
$\mathrm{f}[\mathrm{rd}]=\mathrm{f} 32_{u 32}(\mathrm{x}[\mathrm{rs} 1])$
Floating-point Convert to Single from Unsigned Word. R-type, RV32F and RV64F.
Converts the 32-bit unsigned integer in $\mathrm{x}[\mathrm{rs} 1]$ to a single-precision floating-point number and writes it to $\mathrm{f}[r d]$.

| 2524 | 2019 |  | 1514 |  | 1211 | 06 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1101000 | 00001 | rs 1 | rm | rd | 1010011 |  |

## fcvt.w.d rd, rs1

```
x[rd] = sext(s32f64 (f[rs1]))
```

Floating-point Convert to Word from Double. R-type, RV32D and RV64D.
Converts the double-precision floating-point number in register $\mathrm{f}[\mathrm{rs} 1]$ to a 32-bit two's complement integer and writes the sign-extended result to $\mathrm{x}[r d]$.

| 2524 | 2019 |  | 1514 |  | 1211 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1100001 | 00000 | rs 1 | rm | rd | 1010011 |  |

## fcvt.wu.d rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}\left(\mathrm{u} 32_{f 64}(\mathrm{f}[\mathrm{rs} 1])\right)
$$

Floating-point Convert to Unsigned Word from Double. R-type, RV32D and RV64D.
Converts the double-precision floating-point number in register $\mathrm{f}[r s 1]$ to a 32-bit unsigned integer and writes the sign-extended result to $\mathrm{x}[r d]$.

| 2524 | 2019 |  | 1514 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1100001 | 00001 | rs1 | rm | rd | 1010011 |

## fcvt.w.s rd, rs1

$$
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}\left(\mathrm{s} 32_{f 32}(\mathrm{f}[\mathrm{rs} 1])\right)
$$

Floating-point Convert to Word from Single. R-type, RV32F and RV64F.
Converts the single-precision floating-point number in register $\mathrm{f}[r s 1]$ to a 32-bit two's complement integer and writes the sign-extended result to $\mathrm{x}[r d]$.

| 25 | 25 | 2019 |  | 1514 | 1211 | 76 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1100000 | 00000 | rs1 | rm | rd | 1010011 |  |

fcvt.wu.s rd, rs1

```
x[rd] = sext(u32 f32 (f[rs1]))
```

Floating-point Convert to Unsigned Word from Single. R-type, RV32F and RV64F.
Converts the single-precision floating-point number in register $\mathrm{f}[r s 1]$ to a 32-bit unsigned integer and writes the sign-extended result to $\mathrm{x}[r d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1100000 | 00001 | rs1 | rm | rd | 1010011 |

## fdiv.d rd, rs1, rs2

$f[r d]=f[r s 1] \div f[r s 2]$
Floating-point Divide, Double-Precision. R-type, RV32D and RV64D.
Divides the double-precision floating-point number in register $\mathrm{f}[r s 1]$ by $\mathrm{f}[r s 2]$ and writes the rounded double-precision quotient to $\mathrm{f}[r d]$.

| 2524 |  | 2019 |  | 1514 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

fdiv.s rd, rs1, rs2

$$
f[r d]=f[r s 1] \div f[r s 2]
$$

Floating-point Divide, Single-Precision. R-type, RV32F and RV64F.
Divides the single-precision floating-point number in register $\mathrm{f}[r s 1]$ by $\mathrm{f}[r s 2]$ and writes the rounded single-precision quotient to $\mathrm{f}[r d]$.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0001100 | rs2 | rs1 | rm | rd | 1010011 |

## fence pred, succ

Fence Memory and I/O. I-type, RV32I and RV64I.
Renders preceding memory and I/O accesses in the predecessor set observable to other threads and devices before subsequent memory and I/O accesses in the successor set become observable. Bits $3,2,1$, and 0 in these sets correspond to device input, device output, memory reads, and memory writes, respectively. The instruction fence $r$, $r w$, for example, orders older reads with younger reads and writes, and is encoded with pred $=0010$ and $s u c c=0011$. If the arguments are omitted, a full fence iorw, iorw is implied.

| 31 | 28 | 242315 |  | 1514 |  | 1211 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | pred | succ | 00000 | 000 | 00000 | 0001111 |

## fence.i

Fence(Store, Fetch)
Fence Instruction Stream. I-type, RV32I and RV64I.
Renders stores to instruction memory observable to subsequent instruction fetches.

feq.d
rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]==\mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Equals, Double-Precision. R-type, RV32D and RV64D.
Writes 1 to $\mathrm{x}[r d]$ if the double-precision floating-point number in $\mathrm{f}[r s l]$ equals the number in $\mathrm{f}[r s 2]$, and 0 if not.

| 2524 |  | 2019 | 1514 | 1211 | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1010001 | rs2 | rs1 | 010 | rd | 1010011 |

## feq. s rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]==\mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Equals, Single-Precision. R-type, RV32F and RV64F.
Writes 1 to $\mathrm{x}[r d]$ if the single-precision floating-point number in $\mathrm{f}[r s l]$ equals the number in $\mathrm{f}[r s 2$ ], and 0 if not.

fld rd, offset(rs1)

```
f[rd] = M[x[rs1] + sext(offset)][63:0]
```

Floating-point Load Doubleword. I-type, RV32D and RV64D.
Loads a double-precision floating-point number from memory address $\mathrm{x}[r s l]+$ signextend (offset) and writes it to $\mathrm{f}[r d]$.
Compressed forms: c.fldsp rd, offset; c.fld rd, offset(rs1)

| 2019 | 1514 |  | 1211 | 76 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| offset[11:0] | rs1 | 011 | rd | 0000111 |  |

## fle.d rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1] \leq \mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Less Than or Equal, Double-Precision. R-type, RV32D and RV64D.
Writes 1 to $\mathrm{x}[r d]$ if the double-precision floating-point number in $\mathrm{f}[r s l]$ is less than or equal to the number in $\mathrm{f}[r s 2]$, and 0 if not.

| 2524 |  | 2019 | $1514 \quad 1211$ |  | 76 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1010001 | rs2 | rs1 | 000 | rd | 1010011 |

fle.s rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1] \leq \mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Less Than or Equal, Single-Precision. R-type, RV32F and RV64F.
Writes 1 to $\mathrm{x}[r d]$ if the single-precision floating-point number in $\mathrm{f}[r s l]$ is less than or equal to the number in $\mathrm{f}[r s 2]$, and 0 if not.


## flt.d rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]<\mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Less Than, Double-Precision. R-type, RV32D and RV64D.
Writes 1 to $\mathrm{x}[r d]$ if the double-precision floating-point number in $\mathrm{f}[r s I]$ is less than the number in $\mathrm{f}[r s 2]$, and 0 if not.

| 2524 |  | 2019 |  | 1514 | 1211 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1010011 |  |  |  |  |  |

flt.s rd, rs1, rs2

$$
\mathrm{x}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]<\mathrm{f}[\mathrm{rs} 2]
$$

Floating-point Less Than, Single-Precision. R-type, RV32F and RV64F.
Writes 1 to $\mathrm{x}[r d]$ if the single-precision floating-point number in $\mathrm{f}[r s l]$ is less than the number in $\mathrm{f}[r s 2]$, and 0 if not.

| 2524 | 2019 |  | 1514 |  | 1211 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | rs2 | rs1 | 001 | rd | 1010011 |  |

flw rd, offset(rs1)
$\mathrm{f}[\mathrm{rd}]=\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]+\operatorname{sext}(\mathrm{offset})][31: 0]$
Floating-point Load Word. I-type, RV32F and RV64F.
Loads a single-precision floating-point number from memory address $\mathrm{x}[r s l]+$ signextend (offset) and writes it to $\mathrm{f}[r d]$.
Compressed forms: c.flwsp rd, offset; c.flw rd, offset(rs1)

| 2019 | 1514 |  | 1211 | 76 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| offset[11:0] |  | rs1 | 010 | rd | 0000111 |

## fmadd.d rd, rs1, rs2, rs3 <br> ``` f[rd] = f[rs1] 

\times\textrm{f}[\textrm{rs2}2]+\textrm{f}[\textrm{rs}3```}

Floating-point Fused Multiply-Add, Double-Precision. R4-type, RV32D and RV64D.
Multiplies the double-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), adds the unrounded product to the double-precision floating-point number in \(\mathrm{f}[r s 3]\), and writes the rounded double-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|c|}
31 & 272625 & \multicolumn{2}{c}{2019} & 1514 & 1211 & 76 \\
\hline rs3 & 01 & rs2 & rs1 & rm & rd & 1000011 \\
\hline
\end{tabular}

\section*{fmadd.s rd, rs1, rs2, rs3}
```

f[rd] = f[rs1] }\times\textrm{f}[\textrm{rs2}2]+\textrm{f}[\textrm{rs}3

```

Floating-point Fused Multiply-Add, Single-Precision. R4-type, RV32F and RV64F.
Multiplies the single-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), adds the unrounded product to the single-precision floating-point number in \(\mathrm{f}[r s 3]\), and writes the rounded single-precision result to \(f[r d]\).

```

fmax.d rd, rs1, rs2

```
```

f[rd] = max(f[rs1], f[rs2])

```
```

f[rd] = max(f[rs1], f[rs2])

```

Floating-point Maximum, Double-Precision. R-type, RV32D and RV64D.
Copies the larger of the double-precision floating-point numbers in registers \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\) to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{l}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
0 & 76 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fmax.s rd, rs1, rs2 \\ ```
f[rd] = max(f[rs1], f[rs2])
```}

Floating-point Maximum, Single-Precision. R-type, RV32F and RV64F.
Copies the larger of the single-precision floating-point numbers in registers \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\) to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & \multicolumn{2}{c}{2524} & \multicolumn{2}{c}{1514} & 1211 & \multicolumn{2}{c|}{76} & 0 \\
\hline 0010100 & rs2 & rs1 & 001 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fmin.d rd, rs1, rs2}

Floating-point Minimum, Double-Precision. R-type, RV32D and RV64D.
Copies the smaller of the double-precision floating-point numbers in registers \(\mathrm{f}[r s l]\) and \(\mathrm{f}[r s 2]\) to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2524} & \multicolumn{1}{c}{2019} & \multicolumn{1}{c}{1514} & 1211 & 76 \\
\hline 0010101 & rs2 & rs1 & 000 & rd & 1010011 \\
\hline
\end{tabular}
fmin.s rd, rs1, rs2
```

f[rd] = min(f[rs1], f[rs2])

```

Floating-point Minimum, Single-Precision. R-type, RV32F and RV64F.
Copies the smaller of the single-precision floating-point numbers in registers \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\) to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{l}{2524} & \multicolumn{1}{c}{2019} & \multicolumn{1}{c}{1514} & 1211 & 76 \\
\hline 0010100 & rs2 & rs1 & 000 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fmsub.d rd, rs1, rs2, rs3 \\ \[
f[r d]=f[r s 1] \times f[r s 2]-f[r s 3]
\]}

Floating-point Fused Multiply-Subtract, Double-Precision. R4-type, RV32D and RV64D.
Multiplies the double-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), subtracts the double-precision floating-point number in \(\mathrm{f}[r s 3]\) from the unrounded product, and writes the rounded double-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|cc|c|c|c|c|c|}
31 & 27 & 26 & 25 & \multicolumn{2}{c}{2419} & \multicolumn{2}{c}{1514} & 1211 \\
\hline rs3 & 01 & & rs2 & rs1 & rm & rd & 1000111 \\
\hline
\end{tabular}

\section*{fmsub.s rd, rs1, rs2, rs3}
\(\mathrm{f}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1] \times \mathrm{f}[\mathrm{rs} 2]-\mathrm{f}[\mathrm{rs} 3]\)
Floating-point Fused Multiply-Subtract, Single-Precision. R4-type, RV32F and RV64F.
Multiplies the single-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), subtracts the single-precision floating-point number in \(\mathrm{f}[r s 3]\) from the unrounded product, and writes the rounded single-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & 272625 & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & 0 \\
\hline rs3 & 00 & rs2 & rs1 & rm & rd & 1000111 \\
\hline
\end{tabular}

\section*{fmul.d rd, rs1, rs2}
```

f[rd] = f[rs1] }\times\textrm{f}[\textrm{rs2}

```

Floating-point Multiply, Double-Precision. R-type, RV32D and RV64D.
Multiplies the double-precision floating-point numbers in registers \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\) and writes the rounded double-precision product to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{l}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
\hline
\end{tabular}

\section*{fmul.s rd, rs1, rs2}
```

f[rd] = f[rs1] }\times\textrm{f}[\textrm{rs2}

```

Floating-point Multiply, Single-Precision. R-type, RV32F and RV64F.
Multiplies the single-precision floating-point numbers in registers \(\mathrm{f}[r s l]\) and \(\mathrm{f}[r s 2]\) and writes the rounded single-precision product to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 2524 & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline 0001000 & rs2 & rs1 & rm & rd & 1010011 \\
\hline
\end{tabular}

\section*{fmv.d rd, rs1}
\[
\mathrm{f}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]
\]

Floating-point Move. Pseudoinstruction, RV32D and RV64D.
Copies the double-precision floating-point number in \(f[r s l]\) to \(f[r d]\). Expands to \(\mathbf{f s g n j} . \mathbf{d} r d\), rs1, rs1.

\section*{fmv.d.x rd, rs1}
```

f[rd] = x[rs1][63:0]

```

Floating-point Move Doubleword from Integer. R-type, RV64D only.
Copies the double-precision floating-point number in register \(\mathrm{x}[r s l]\) to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline 25 & 25 & \multicolumn{2}{c}{2019} & 1514 & 1211 \\
\hline 1111001 & 00000 & rs1 & 000 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fmv.s rd, rs1}
```

f[rd] = f[rs1]

```

Floating-point Move. Pseudoinstruction, RV32F and RV64F.
Copies the single-precision floating-point number in \(\mathrm{f}[r s l]\) to \(\mathrm{f}[r d]\). Expands to \(\mathbf{f s g n j} . \mathrm{s} \mathbf{r d}\), rs1, rs1.

\section*{fmv.w.X rd, rs1}
```

f[rd] = x[rs1][31:0]

```

Floating-point Move Word from Integer. R-type, RV32F and RV64F.
Copies the single-precision floating-point number in register \(\mathrm{x}[r s l]\) to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 25 & 24 & \multicolumn{2}{c}{201514} & 1211 & 76 & 0 \\
\hline 1111000 & 00000 & rs1 & 000 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fmv.x.d rd, rs1}
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1][63: 0]
\]

Floating-point Move Doubleword to Integer. R-type, RV64D only.
Copies the double-precision floating-point number in register \(\mathrm{f}[r s l]\) to \(\mathrm{x}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{2}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} \\
\hline
\end{tabular}
fmv.x.w rd, rs1
\(\mathrm{x}[\mathrm{rd}]=\operatorname{sext}(\mathrm{f}[\mathrm{rs} 1][31: 0])\)
Floating-point Move Word to Integer. R-type, RV32F and RV64F.
Copies the single-precision floating-point number in register \(\mathrm{f}[r s l]\) to \(\mathrm{x}[r d]\), sign-extending the result for RV64F.
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 2524 & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline 1110000 & 00000 & rs1 & 000 & rd & 1010011 \\
\hline
\end{tabular}
fneg.d rd, rs1
\[
f[r d]=-f[r s 1]
\]

Floating-point Negate. Pseudoinstruction, RV32D and RV64D.
Writes the opposite of the double-precision floating-point number in \(\mathrm{f}[r s l]\) to \(\mathrm{f}[r d]\). Expands to fsgnjn.d rd, rs1, rs1.
fneg.s rd, rs1
\[
f[r d]=-f[r s 1]
\]

Floating-point Negate. Pseudoinstruction, RV32F and RV64F.
Writes the opposite of the single-precision floating-point number in \(\mathrm{f}[r s l]\) to \(\mathrm{f}[r d]\). Expands to fsgnjn.s rd, rs1, rs1.
fnmadd.d rd, rs1, rs2, rs3 \(\quad f[r d]=-f[r s 1] \times f[r s 2]-f[r s 3]\)
Floating-point Fused Negative Multiply-Add, Double-Precision. R4-type, RV32D and RV64D.

Multiplies the double-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), negates the result, subtracts the double-precision floating-point number in \(\mathrm{f}[\mathrm{rs} 3]\) from the unrounded product, and writes the rounded double-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & 2726 & \multicolumn{2}{c}{2019} & 1514 & 1211 & 76 & 0 \\
\hline rs3 & 01 & rs2 & rs1 & rm & rd & 1001111 \\
\hline
\end{tabular}

\section*{fnmadd.s rd, rs1, rs2, rs3 \\ ```
f[rd] = -f[rs1] }\times\textrm{f}[\textrm{rs2}]-\textrm{f}[\textrm{rs}3
```}

Floating-point Fused Negative Multiply-Add, Single-Precision. R4-type, RV32F and RV64F. Multiplies the single-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), negates the result, subtracts the single-precision floating-point number in \(\mathrm{f}[r s 3]\) from the unrounded product, and writes the rounded single-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & 27 & \multicolumn{2}{c}{2619} & \multicolumn{2}{c}{1514} & 1211 \\
\hline rs3 & 00 & rs2 & rs1 & rm & rd & 1001111 \\
\hline
\end{tabular}

\section*{fnmsub.d rd, rs1, rs2, rs3 \(\quad f[r d]=-f[r s 1] \times f[r s 2]+f[r s 3]\)}

Floating-point Fused Negative Multiply-Subtract, Double-Precision. R4-type, RV32D and RV64D.

Multiplies the double-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), negates the result, adds the unrounded product to the double-precision floating-point number in \(\mathrm{f}[r s 3]\), and writes the rounded double-precision result to \(\mathrm{f}[r d]\).


\section*{fnmsub.s rd, rs1, rs2, rs3}
\(f[r d]=-f[r s 1] \times f[r s 2]+f[r s 3]\)
Floating-point Fused Negative Multiply-Subtract, Single-Precision. R4-type, RV32F and RV64F.
Multiplies the single-precision floating-point numbers in \(\mathrm{f}[r s 1]\) and \(\mathrm{f}[r s 2]\), negates the result, adds the unrounded product to the single-precision floating-point number in \(\mathrm{f}[r s 3]\), and writes the rounded single-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & 27 & \multicolumn{2}{c}{2019} & 1514 & 1211 & 76 \\
\hline rs3 & 00 & rs2 & rs1 & rm & rd & 1001011 \\
\hline
\end{tabular}

\section*{frcsr rd \\ \(\mathrm{x}[\mathrm{rd}]=\operatorname{CSRs}[\mathrm{fcsr}]\)}

Floating-point Read Control and Status Register. Pseudoinstruction, RV32F and RV64F.
Copies the floating-point control and status register to \(\mathrm{x}[r d]\). Expands to csrrs rd, fcsr, \(x 0\).

\section*{frflags rd}
```

x[rd] = CSRs[fflags]

```

Floating-point Read Exception Flags. Pseudoinstruction, RV32F and RV64F.
Copies the floating-point exception flags to \(\mathrm{x}[r d]\). Expands to csrrs rd, fflags, x 0 .
frrm rd \(\quad x[r d]=\operatorname{CSRs}[f r m]\)
Floating-point Read Rounding Mode. Pseudoinstruction, RV32F and RV64F.
Copies the floating-point rounding mode to \(\mathrm{x}[r d]\). Expands to csrrs rd, frm, \(x 0\).
fSCSr rd, rs1 \(\quad t=\operatorname{CSRs}[f \mathrm{csr}]\); CSRs[fcsr] \(=\mathrm{x}[\mathrm{rs} 1] ; \mathrm{x}[\mathrm{rd}]=t\)
Floating-point Swap Control and Status Register. Pseudoinstruction, RV32F and RV64F.
Copies \(\mathrm{x}[r s l]\) to the floating-point control and status register, then copies the previous value of the floating-point control and status register to \(\mathrm{x}[r d]\). Expands to csrrw rd, fcsr, rs1. If \(r d\) is omitted, x 0 is assumed.
fSd rs2, offset(rs1) \(\quad M[x[r s 1]+\operatorname{sext}(o f f s e t)]=f[r s 2][63: 0]\)
Floating-point Store Doubleword. S-type, RV32D and RV64D.
Stores the double-precision floating-point number in register \(\mathrm{f}[r s 2]\) to memory at address \(\mathrm{x}[r s l]+\) sign-extend (offset) .
Compressed forms: c.fsdsp rs2, offset; c.fsd rs2, offset(rs1)
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{2}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} \\
\hline
\end{tabular}
fSflags rd, rs1 \(t=\operatorname{CSRs}[f f l a g s] ; \operatorname{CSRs}[f f l a g s]=x[r s 1] ; x[r d]=t\)
Floating-point Swap Exception Flags. Pseudoinstruction, RV32F and RV64F.
Copies \(\mathrm{x}[r s l]\) to the floating-point exception flags register, then copies the previous floatingpoint exception flags to \(\mathrm{x}[r d]\). Expands to csrrw rd, fflags, rs 1 . If \(r d\) is omitted, x 0 is assumed.
fsgnj.d rd, rs1, rs2
\(\mathrm{f}[\mathrm{rd}]=\{\mathrm{f}[\mathrm{rs} 2][63], \mathrm{f}[\mathrm{rs} 1][62: 0]\}\)

Floating-point Sign Inject, Double-Precision. R-type, RV32D and RV64D.
Constructs a new double-precision floating-point number from the exponent and significand of \(\mathrm{f}[r s l]\), taking the sign from \(\mathrm{f}[r s 2]\), and writes it to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0010001 & rs2 & rs1 & 000 & rd & 1010011 \\
\hline
\end{tabular}
fsgnj.s rd, rs1, rs2
```

f[rd] = {f[rs2][31], f[rs1][30:0]}

```

Floating-point Sign Inject, Single-Precision. R-type, RV32F and RV64F.
Constructs a new single-precision floating-point number from the exponent and significand of \(\mathrm{f}[r s 1]\), taking the sign from \(\mathrm{f}[r s 2]\), and writes it to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & \multicolumn{2}{|c|}{1211} & 76 \\
\hline 0010000 & rs2 & rs1 & 000 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fsgnjn.d \\ rd, rs1, rs2 \\ \(\mathrm{f}[\mathrm{rd}]=\{\sim \mathrm{frs2}][63], \mathrm{f}[\mathrm{rs} 1][62: 0]\}\)}

Floating-point Sign Inject-Negate, Double-Precision. R-type, RV32D and RV64D.
Constructs a new double-precision floating-point number from the exponent and significand of \(\mathrm{f}[r s 1]\), taking the opposite sign of \(\mathrm{f}[r s 2]\), and writes it to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0010001 & rs2 & rs1 & 001 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fsgnjn.s rd, rs1, rs2 \\ ```
f[rd] ={~f[rs2][31], f[rs1][30:0]}
```}

Floating-point Sign Inject-Negate, Single-Precision. R-type, RV32F and RV64F.
Constructs a new single-precision floating-point number from the exponent and significand of \(\mathrm{f}[r s 1]\), taking the opposite sign of \(\mathrm{f}[r s 2]\), and writes it to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0010000 & rs2 & rs1 & 001 & rd & 1010011 \\
\hline
\end{tabular}
fsgnjx.d rd, rs1, rs2f[rd] \(=\{f[r s 1][63]\) ^ \(f[r s 2][63], f[r s 1][62: 0]\}\) Floating-point Sign Inject-XOR, Double-Precision. R-type, RV32D and RV64D.
Constructs a new double-precision floating-point number from the exponent and significand of \(\mathrm{f}[r s I]\), taking the sign from the XOR of the signs of \(\mathrm{f}[r s l]\) and \(\mathrm{f}[r s 2]\), and writes it to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 2524 & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline 0010001 & rs2 & rs1 & 010 & rd & 1010011 \\
\hline
\end{tabular}
fsgnjx.s rd, rs1, rs2 f[rd] =\{f[rs1][31] ^f[rs2][31],f[rs1][30:0]\} Floating-point Sign Inject-XOR, Single-Precision. R-type, RV32F and RV64F.
Constructs a new single-precision floating-point number from the exponent and significand of \(\mathrm{f}[r s I]\), taking the sign from the XOR of the signs of \(\mathrm{f}[r s l]\) and \(\mathrm{f}[r s 2]\), and writes it to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
0 & 76 & 0 \\
\hline 0010000 & rs2 & rs1 & 010 & rd & 1010011 \\
\hline
\end{tabular}

\section*{fsqrt.d rd, rs1}
\(f[r d]=\sqrt{f[r s 1]}\)
Floating-point Square Root, Double-Precision. R-type, RV32D and RV64D.
Computes the square root of the double-precision floating-point number in register \(\mathrm{f}[r s 1]\) and writes the rounded double-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 25 & 25 & \multicolumn{2}{c}{2019} & 1514 & 1211 & 76 \\
\hline 0101101 & 00000 & rs 1 & rm & rd & 1010011 \\
\hline
\end{tabular}

\section*{fsqrt.s rd, rs1}
\[
\mathrm{f}[\mathrm{rd}]=\sqrt{\mathrm{f}[\mathrm{rs} 1]}
\]

Floating-point Square Root, Single-Precision. R-type, RV32F and RV64F.
Computes the square root of the single-precision floating-point number in register \(\mathrm{f}[r s l]\) and writes the rounded single-precision result to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0101100 & 00000 & rs1 & rm & rd & 1010011 \\
\hline
\end{tabular}
```

fsrm rd, rs1
$t=$ CSRs [frm] ; CSRs[frm] $=\mathrm{x}[\mathrm{rs} 1] ; \mathrm{x}[\mathrm{rd}]=t$

```

Floating-point Swap Rounding Mode. Pseudoinstruction, RV32F and RV64F.
Copies \(\mathrm{x}[r s l]\) to the floating-point rounding mode register, then copies the previous floatingpoint rounding mode to \(\mathrm{x}[r d]\). Expands to csrrw rd, frm, rs1. If \(r d\) is omitted, x 0 is assumed.
fsub.d rd, rs1, rs2
\(\mathrm{f}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]-\mathrm{f}[\mathrm{rs} 2]\)

Floating-point Subtract, Double-Precision. R-type, RV32D and RV64D.
Subtracts the double-precision floating-point number in register \(\mathrm{f}[r s 2]\) from \(\mathrm{f}[r s 1]\) and writes the rounded double-precision difference to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0000101 & rs2 & rs1 & rm & rd & 1010011 \\
\hline
\end{tabular}

\section*{fsub.s rd, rs1, rs2 \(\mathrm{f}[\mathrm{rd}]=\mathrm{f}[\mathrm{rs} 1]-\mathrm{f}[\mathrm{rs} 2]\)}

Floating-point Subtract, Single-Precision. R-type, RV32F and RV64F.
Subtracts the single-precision floating-point number in register \(\mathrm{f}[r s 2]\) from \(\mathrm{f}[r s l]\) and writes the rounded single-precision difference to \(\mathrm{f}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0000100 & rs2 & rs1 & rm & rd & 1010011 \\
\hline
\end{tabular}
fSW rs2, offset(rs1)
\(M[x[r s 1]+\operatorname{sext}(o f f s e t)]=f[r s 2][31: 0]\)
Floating-point Store Word. S-type, RV32F and RV64F.
Stores the single-precision floating-point number in register \(\mathrm{f}[r \mathrm{rs} 2]\) to memory at address \(\mathrm{x}[r s 1]+\) sign-extend (offset).
Compressed forms: c.fswsp rs2, offset; c.fsw rs2, offset(rs1)
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{1}{l}{2524} & 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline offset[11:5] & rs2 & rs1 & 010 & offset[4:0] & 0100111 \\
\hline
\end{tabular}
j offset
```

pc += sext(offset)

```

Jump. Pseudoinstruction, RV32I and RV64I.
Sets the \(p c\) to the current \(p c\) plus the sign-extended offset. Expands to jal \(\times 0\), offset.
jal rd, offset
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{pc}+4 ; \mathrm{pc}+=\operatorname{sext}(\mathrm{off} \mathrm{set})
\]

Jump and Link. J-type, RV32I and RV64I.
Writes the address of the next instruction \((p c+4)\) to \(\mathrm{x}[r d]\), then set the \(p c\) to the current \(p c\) plus the sign-extended offset. If \(r d\) is omitted, x 1 is assumed.
Compressed forms: c.j offset; c.jal offset
\begin{tabular}{|l|l|l|}
\hline 31 & \multicolumn{2}{c}{1211} \\
\hline offset[20|10:1|11|19:12] & rd & 1101111 \\
\hline
\end{tabular}
jalr rd, offset(rs1) \(\quad t=\mathrm{pc}+4 ; \mathrm{pc}=(\mathrm{x}[\mathrm{rs} 1]+\operatorname{sext}(\mathrm{offset})) \& \sim 1 ; \mathrm{x}[\mathrm{rd}]=t\) Jump and Link Register. I-type, RV32I and RV64I.
Sets the \(p c\) to \(\mathrm{x}[r s l]+\) sign-extend (offset), masking off the least-significant bit of the computed address, then writes the previous \(p c+4\) to \(\mathrm{x}[r d]\). If \(r d\) is omitted, x 1 is assumed.
Compressed forms: c.jr rs1; c.jalr rs1

jr rs1 \(\mathrm{pc}=\mathrm{x}[\mathrm{rs} 1]\)
Jump Register. Pseudoinstruction, RV32I and RV64I.
Sets the \(p c\) to \(\mathrm{x}[r s 1]\). Expands to jalr \(\times 0,0(\mathrm{rs} 1)\).

\section*{la rd, symbol}
\[
\mathrm{x}[\mathrm{rd}]=\text { \&symbol }
\]

Load Address. Pseudoinstruction, RV32I and RV64I.
Loads the address of symbol into \(\mathrm{x}[r d]\). When assembling position-independent code, it expands into a load from the Global Offset Table: for RV32I, auipc rd, offsetHi then Iw rd, offsetLo(rd); for RV64I, auipc rd, offsetHi then Id rd, offsetLo(rd). Otherwise, it expands into auipc rd, offsetHi then addi rd, rd, offsetLo.
lb rd, offset(rs1) \(\quad x[r d]=\operatorname{sext}(M[x[r s 1]+\operatorname{sext}(o f f s e t)][7: 0])\)
Load Byte. I-type, RV32I and RV64I.
Loads a byte from memory at address \(\mathrm{x}[r s l]+\) sign-extend (offset) and writes it to \(\mathrm{x}[r d]\), signextending the result.
\begin{tabular}{|l|c|c|c|c|c|}
\hline 2019 & \multicolumn{3}{l}{1514} & 1211 & \multicolumn{2}{c|}{76} \\
\hline offset[11:0] & rs1 & 000 & rd & 0000011 \\
\hline
\end{tabular}

\section*{Ibu rd, offset(rs1) \\ \[
x[r d]=M[x[r s 1]+\operatorname{sext}(o f f s e t)][7: 0]
\]}

Load Byte, Unsigned. I-type, RV32I and RV64I.
Loads a byte from memory at address \(\mathrm{x}[r s l]+\) sign-extend \((o f f s e t)\) and writes it to \(\mathrm{x}[r d]\), zeroextending the result.
\begin{tabular}{|l|l|l|l|l|l|} 
& 20 & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline offset[11:0] & rs1 & 100 & rd & 0000011 \\
\hline
\end{tabular}

Id rd, offset(rs1)
\(x[r d]=M[x[r s 1]+\operatorname{sext}(o f f s e t)][63: 0]\)
Load Doubleword. I-type, RV64I only.
Loads eight bytes from memory at address \(\mathrm{x}[r s l]+\) sign-extend(offset) and writes them to \(\mathrm{x}[r d]\).
Compressed forms: c.Idsp rd, offset; c.ld rd, offset(rs1)
\begin{tabular}{|c|c|c|c|c|}
\hline 31 & 2019 & \multicolumn{2}{c}{1514} & 1211 \\
\hline offset[11:0] & & rs1 & 011 & rd \\
\hline
\end{tabular}
lh rd, offset(rs1) \(\quad x[r d]=\operatorname{sext}(M[x[r s 1]+\operatorname{sext}(\) offset \()][15: 0])\)
Load Halfword. I-type, RV32I and RV64I.
Loads two bytes from memory at address \(\mathrm{x}[r s l]+\) sign-extend(offset) and writes them to \(\mathrm{x}[r d]\), sign-extending the result.
\begin{tabular}{|l|l|l|l|l|l|}
\hline 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 & 0 \\
\hline offset[11:0] & rs1 & 001 & rd & 0000011 \\
\hline
\end{tabular}

Ihu rd, offset(rs1)
\(x[r d]=M[x[r s 1]+\operatorname{sext}(o f f s e t)][15: 0]\)
Load Halfword, Unsigned. I-type, RV32I and RV64I.
Loads two bytes from memory at address \(\mathrm{x}[r s l]+\) sign-extend (offset) and writes them to \(\mathrm{x}[r d]\), zero-extending the result.
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline 31 & 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 & 0 \\
\hline offset[11:0] & & rs1 & 101 & rd & 0000011 \\
\hline
\end{tabular}
li rd, immediate \(\mathrm{x}[\mathrm{rd}]=\) immediate
Load Immediate. Pseudoinstruction, RV32I and RV64I.
Loads a constant into \(\mathrm{x}[r d]\), using as few instructions as possible. For RV32I, it expands to lui and/or addi; for RV64I, it's as long as lui, addi, slli, addi, slli, addi, slli, addi.

Ila rd, symbol
\[
\mathrm{x}[\mathrm{rd}]=\text { \&symbol }
\]

Load Local Address. Pseudoinstruction, RV32I and RV64I.
Loads the address of symbol into \(\mathrm{x}[r d]\). Expands into auipc rd, offsetHi then addi rd, rd, offsetLo.

Ir.d rd, (rs1)
                                    \(\mathrm{x}[\mathrm{rd}]=\) LoadReserved64 \((\mathrm{M}[\mathrm{x}[\mathrm{rs} 1]])\)

Load-Reserved Doubleword. R-type, RV64A only.
Loads the eight bytes from memory at address \(\mathrm{x}[r s l]\), writes them to \(\mathrm{x}[r d]\), and registers a reservation on that memory doubleword.
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 27 & 25 & \multicolumn{2}{c}{2019} & 1514 & 1211 & 76 & 0 \\
\hline 00010 & aq & rl & 00000 & rs 1 & 011 & rd & 0101111 \\
\hline
\end{tabular}

Ir.W rd, (rs1) \(\quad \mathrm{x}[\mathrm{rd}]=\) LoadReserved32(M[x[rs1]])
Load-Reserved Word. R-type, RV32A and RV64A.
Loads the four bytes from memory at address \(\mathrm{x}[r s l]\), writes them to \(\mathrm{x}[r d]\), sign-extending the result, and registers a reservation on that memory word.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 1 & \multicolumn{2}{|l|}{27262524} & 2019 & 1514 & 1211 & 76 \\
\hline 00010 & aq \(\mathrm{rl}^{\text {r }}\) & 00000 & rs1 & 010 & rd & 0101111 \\
\hline
\end{tabular}
\(\mathbf{l W}\) rd, offset(rs1) \(\quad x[r d]=\operatorname{sext}(M[x[r s 1]+\operatorname{sext}(o f f s e t)][31: 0])\)
Load Word. I-type, RV32I and RV64I.
Loads four bytes from memory at address \(\mathrm{x}[r s l]+\) sign-extend(offset) and writes them to \(\mathrm{x}[r d]\). For RV64I, the result is sign-extended.
Compressed forms: c.lwsp rd, offset; c.lw rd, offset(rs1)
\begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{2}{l}{2019} & \multicolumn{2}{c}{1514} & 1211 & \multicolumn{2}{c|}{76} \\
\hline offset[11:0] & rs1 & 010 & rd & 0000011 \\
\hline
\end{tabular}
lWU rd, offset(rs1) \(x[r d]=M[x[r s 1]+\operatorname{sext}(\) offset \()][31: 0]\)
Load Word, Unsigned. I-type, RV64I only.
Loads four bytes from memory at address \(\mathrm{x}[r s l]+\) sign-extend(offset) and writes them to \(\mathrm{x}[r d]\), zero-extending the result.

lui rd, immediate
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}(\text { immediate }[31: 12] \ll 12)
\]

Load Upper Immediate. U-type, RV32I and RV64I.
Writes the sign-extended 20-bit immediate, left-shifted by 12 bits, to \(\mathrm{x}[r d]\), zeroing the lower 12 bits.
Compressed form: c.lui rd, imm
\begin{tabular}{|c|c|c|}
\hline 31 & \multicolumn{2}{c}{1211} \\
\hline immediate[31:12] & rd & 0110111 \\
\hline
\end{tabular}
mret
ExceptionReturn(Machine)
Machine-mode Exception Return. R-type, RV32I and RV64I privileged architectures.
Returns from a machine-mode exception handler. Sets the pc to CSRs[mepc], the privilege mode to CSRs[mstatus].MPP, CSRs[mstatus].MIE to CSRs[mstatus].MPIE, and CSRs[mstatus].MPIE to 1 ; and, if user mode is supported, sets CSRs[mstatus].MPP to 0 .
\begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2524} & 2019 & \multicolumn{2}{c}{1514} & 1211 \\
0 \\
\hline 0011000 & 00010 & 00000 & 000 & 00000 & 1110011 \\
\hline
\end{tabular}
Mul rd, rs1, rs2
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1] \times \mathrm{x}[\mathrm{rs} 2]
\]

Multiply. R-type, RV32M and RV64M.
Multiplies \(\mathrm{x}[r s 1]\) by \(\mathrm{x}[r s 2]\) and writes the product to \(\mathrm{x}[r d]\). Arithmetic overflow is ignored.
\begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} \\
\hline
\end{tabular}
mulh rd, rs1, rs2
\[
\mathrm{x}[\mathrm{rd}]=\left(\mathrm{x}[\mathrm{rs} 1]{ }_{s} \times_{s} \mathrm{x}[\mathrm{rs} 2]\right) \gg_{s} \mathrm{XLEN}
\]

Multiply High. R-type, RV32M and RV64M.
Multiplies \(\mathrm{x}[r s 1]\) by \(\mathrm{x}[r s 2]\), treating the values as two's complement numbers, and writes the upper half of the product to \(\mathrm{x}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{l}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c|}{1514} & 1211 \\
\hline 0000001 & & rs2 & & rs1 & 001 & rd \\
\hline
\end{tabular}
mulhsu rd, rs1, rs2
\[
\mathrm{x}[\mathrm{rd}]=\left(\mathrm{x}[r s 1]{ }_{s} \times_{u} \mathrm{x}[r s 2]\right) \gg_{s} \text { XLEN }
\]

Multiply High Signed-Unsigned. R-type, RV32M and RV64M.
Multiplies \(\mathrm{x}[r s 1]\) by \(\mathrm{x}[r s 2]\), treating \(\mathrm{x}[\mathrm{rs} 1]\) as a two's complement number and \(\mathrm{x}[\mathrm{rs} 2]\) as an unsigned number, and writes the upper half of the product to \(\mathrm{x}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0000001 & rs2 & rs1 & 010 & rd & 0110011 \\
\hline
\end{tabular}

Mulhu rd, rs1, rs2 \(\mathrm{x}[\mathrm{rd}]=\left(\mathrm{x}[\mathrm{rs} 1]{ }_{u} \times_{u} \mathrm{x}[\mathrm{rs} 2]\right) \gg_{u}\) XLEN
Multiply High Unsigned. R-type, RV32M and RV64M.
Multiplies \(\mathrm{x}[r s l]\) by \(\mathrm{x}[r s 2]\), treating the values as unsigned numbers, and writes the upper half of the product to \(\mathrm{x}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{l}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
0 & rs2 & \\
\hline 0000001 & rs2 & rs1 & 011 & rd & 0110011 \\
\hline
\end{tabular}
mulw rd, rs1, rs2
\[
x[r d]=\operatorname{sext}((x[r s 1] \times x[r s 2])[31: 0])
\]

Multiply Word. R-type, RV64M only.
Multiplies \(\mathrm{x}[r s l]\) by \(\mathrm{x}[r s 2]\), truncates the product to 32 bits, and writes the sign-extended result to \(\mathrm{x}[r d]\). Arithmetic overflow is ignored.
\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{2019} & & & \\
\hline 0000001 & rs2 & rs1 & 000 & rd & 0111011 \\
\hline
\end{tabular}

MV rd, rs1
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]
\]

Move. Pseudoinstruction, RV32I and RV64I.
Copies register \(\mathrm{x}[r s l]\) to \(\mathrm{x}[r d]\). Expands to addi rd , rs1, 0 .
neg rd, rs2
\[
\mathrm{x}[\mathrm{rd}]=-\mathrm{x}[\mathrm{rs} 2]
\]

Negate. Pseudoinstruction, RV32I and RV64I.
Writes the two's complement of \(\mathrm{x}[r s 2]\) to \(\mathrm{x}[r d]\). Expands to sub rd, \(\mathrm{x} 0, \mathrm{rs} 2\).
negw rd, rs2
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}((-\mathrm{x}[\mathrm{rs} 2])[31: 0])
\]

Negate Word. Pseudoinstruction, RV64I only.
Computes the two's complement of \(\mathrm{x}[r s 2]\), truncates the result to 32 bits, and writes the sign-extended result to \(\mathrm{x}[r d]\). Expands to subw rd, x 0 , rs2.

\section*{nop}

No operation. Pseudoinstruction, RV32I and RV64I.
Merely advances the \(p c\) to the next instruction. Expands to addi \(\times 0, \times 0,0\).
not rd, rs1
\[
\mathrm{x}[\mathrm{rd}]=\sim \mathrm{x}[\mathrm{rs} 1]
\]

NOT. Pseudoinstruction, RV32I and RV64I.
Writes the ones' complement of \(\mathrm{x}[r s l]\) to \(\mathrm{x}[r d]\). Expands to xori rd, rs1, -1 .

Or rd, rs1, rs2
\(x[r d]=x[r s 1] \mid x[r s 2]\)
OR. R-type, RV32I and RV64I.
Computes the bitwise inclusive-OR of registers \(\mathrm{x}[r s 1]\) and \(\mathrm{x}[r s 2]\) and writes the result to \(\mathrm{x}[r d]\).

Compressed form: c.or rd, rs2
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 2524 & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & 76 & 0 \\
\hline 0000000 & rs2 & rs1 & 110 & rd & 0110011 \\
\hline
\end{tabular}

Ori rd, rs1, immediate
```

x[rd] = x[rs1] | sext(immediate)

```

OR Immediate. I-type, RV32I and RV64I.
Computes the bitwise inclusive-OR of the sign-extended immediate and register \(\mathrm{x}[r s 1]\) and writes the result to \(\mathrm{x}[r d]\).
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
\hline immediate[11:0] & rs1 & 110 & rd & 0010011 \\
\hline
\end{tabular}

\section*{rdcycle rd}
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{CSRs}[c y c l e]
\]

Read Cycle Counter. Pseudoinstruction, RV32I and RV64I.
Writes the number of cycles that have elapsed to \(\mathrm{x}[r d]\). Expands to csrrs rd, cycle, x 0 .

\section*{rdcycleh rd}
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{CSRs}[c y c l e h]
\]

Read Cycle Counter High. Pseudoinstruction, RV32I only.
Writes the number of cycles that have elapsed, shifted right by 32 bits, to \(\mathrm{x}[r d]\). Expands to csrrs rd, cycleh, \(\times 0\).
rdinstret rd
\[
\mathrm{x}[\mathrm{rd}]=\text { CSRs[instret] }
\]

Read Instructions-Retired Counter. Pseudoinstruction, RV32I and RV64I.
Writes the number of instructions that have retired to \(\mathrm{x}[\mathrm{rd}]\). Expands to csrrs rd, instret, x 0 .

\section*{rdinstreth rd}
\[
\mathrm{x}[\mathrm{rd}]=\text { CSRs [instreth] }
\]

Read Instructions-Retired Counter High. Pseudoinstruction, RV32I only.
Writes the number of instructions that have retired, shifted right by 32 bits, to \(\mathrm{x}[r d]\). Expands to csrrs rd, instreth, \(x 0\).

\section*{rdtime rd}
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{CSRs}[\text { time] }
\]

Read Time. Pseudoinstruction, RV32I and RV64I.
Writes the current time to \(\mathrm{x}[r d]\). The timer frequency is platform-dependent. Expands to csrrs rd, time, \(x 0\).

\section*{rdtimeh rd}
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{CSRs}[\text { timeh] }
\]

Read Time High. Pseudoinstruction, RV32I only.
Writes the current time, shifted right by 32 bits, to \(\mathrm{x}[r d]\). The timer frequency is platformdependent. Expands to csrrs rd, timeh, \(x 0\).
rem rd, rs1, rs2
\(x[r d]=x[r s 1] \% s x[r s 2]\)
Remainder. R-type, RV32M and RV64M.
Divides \(\mathrm{x}[r s 1]\) by \(\mathrm{x}[r s 2]\), rounding towards zero, treating the values as two's complement numbers, and writes the remainder to \(\mathrm{x}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0000001 & rs2 & rs1 & 110 & rd & 0110011 \\
\hline
\end{tabular}
remu rd, rs1, rs2
```

x[rd] = x[rs1] %u x[rs2]

```

Remainder, Unsigned. R-type, RV32M and RV64M.
Divides \(\mathrm{x}[r s 1]\) by \(\mathrm{x}[r s 2]\), rounding towards zero, treating the values as unsigned numbers, and writes the remainder to \(\mathrm{x}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 2524 & \multicolumn{2}{c}{2019} & 1514 & 1211 & 76 & 0 \\
\hline 0000001 & rs2 & rs1 & 111 & rd & 0110011 \\
\hline
\end{tabular}
remum rd, rs1, rs2 \(x[r d]=\operatorname{sext}(x[r s 1][31: 0] \% u x[r s 2][31: 0])\)
Remainder Word, Unsigned. R-type, RV64M only.
Divides the lower 32 bits of \(\mathrm{x}[r s 1]\) by the lower 32 bits of \(\mathrm{x}[r s 2]\), rounding towards zero, treating the values as unsigned numbers, and writes the sign-extended 32-bit remainder to \(\mathrm{x}[r d]\).
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & \\
\hline
\end{tabular}
remW rd, rs1, rs2 \(x[r d]=\operatorname{sext}(x[r s 1][31: 0] \%\) x[rs2][31:0])
Remainder Word. R-type, RV64M only.
Divides the lower 32 bits of \(\mathrm{x}[r s 1]\) by the lower 32 bits of \(\mathrm{x}[r s 2]\), rounding towards zero, treating the values as two's complement numbers, and writes the sign-extended 32-bit remainder to \(\mathrm{x}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0000001 & rs2 & rs1 & 110 & rd & 0111011 \\
\hline
\end{tabular}

\section*{ret}
\[
\mathrm{pc}=\mathrm{x}[1]
\]

Return. Pseudoinstruction, RV32I and RV64I.
Returns from a subroutine. Expands to jalr \(\times 0,0(\times 1)\).
sb rs2, offset(rs1)
```

M[x[rs1] + sext(offset)] = x[rs2][7:0]

```

Store Byte. S-type, RV32I and RV64I.
Stores the least-significant byte in register \(\mathrm{x}[r s 2]\) to memory at address \(\mathrm{x}[r s 1]+\) signextend(offset).
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 12 \\
\hline offset[11:5] & rs2 & & rs1 & 000 & offset[4:0] & 0100011 \\
\hline
\end{tabular}

SC. \(\mathbf{d r d}\) rs2, (rs1) \(\quad x[r d]=\) StoreConditional64 (M[x[rs1]], \(x[r s 2])\) Store-Conditional Doubleword. R-type, RV64A only.
Stores the eight bytes in register \(\mathrm{x}[r s 2]\) to memory at address \(\mathrm{x}[r s 1]\), provided there exists a load reservation on that memory address. Writes 0 to \(\mathrm{x}[r d]\) if the store succeeded, or a nonzero error code otherwise.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \multicolumn{2}{|l|}{27262524} & 2019 & 1514 & & \\
\hline 00011 & aq \(\mathrm{rl}^{\text {r }}\) & rs2 & rs1 & 011 & rd & 0101111 \\
\hline
\end{tabular}

SC.W rd, rs2, (rs1) \(x[r d]=\) StoreConditional32 (M[x[rs1]], \(x[r s 2])\) Store-Conditional Word. R-type, RV32A and RV64A.
Stores the four bytes in register \(\mathrm{x}[r s 2]\) to memory at address \(\mathrm{x}[r s l]\), provided there exists a load reservation on that memory address. Writes 0 to \(\mathrm{x}[r d]\) if the store succeeded, or a nonzero error code otherwise.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{27262524} & 2019 & 1514 & \multicolumn{2}{|c|}{76} \\
\hline 00011 & aq \(\mid\) rl & rs2 & rs1 & 010 & rd & 0101111 \\
\hline
\end{tabular}
```

Sd rs2, offset(rs1)
$M[x[r s 1]+\operatorname{sext}(o f f s e t)]=x[r s 2][63: 0]$

```

Store Doubleword. S-type, RV64I only.
Stores the eight bytes in register \(\mathrm{x}[r s 2]\) to memory at address \(\mathrm{x}[r s l]+\) sign-extend(offset).
Compressed forms: c.sdsp rs2, offset; c.sd rs2, offset(rs1)

seqZ rd, rs1
\[
x[r d]=(x[r s 1]==0)
\]

Set if Equal to Zero. Pseudoinstruction, RV32I and RV64I.
Writes 1 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s l]\) equals 0 , or 0 if not. Expands to sltiu rd, rs1, 1.
sext.w rd, rs1
```

x[rd] = sext(x[rs1][31:0])

```

Sign-extend Word. Pseudoinstruction, RV64I only.
Reads the lower 32 bits of \(\mathrm{x}[r s l]\), sign-extends them, and writes the result to \(\mathrm{x}[r d]\). Expands to addiw rd, rs1, 0 .
sfence.vma rs1, rs2
Fence(Store, AddressTranslation)
Fence Virtual Memory. R-type, RV32I and RV64I privileged architectures.
Orders preceding stores to the page tables with subsequent virtual-address translations. When \(r s 2=0\), translations for all address spaces are affected; otherwise, only translations for address space identified by \(\mathrm{x}[r s 2]\) are ordered. When \(r s l=0\), translations for all virtual addresses in the selected address spaces are ordered; otherwise, only translations for the page containing virtual address \(\mathrm{x}[r s l]\) in the selected address spaces are ordered.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0001001 & rs2 & rs1 & 000 & 00000 & 1110011 \\
\hline
\end{tabular}
sgtZ rd, rs2
\[
\mathrm{x}[\mathrm{rd}]=\left(\mathrm{x}[\mathrm{rs} 2]>_{s} 0\right)
\]

Set if Greater Than to Zero. Pseudoinstruction, RV32I and RV64I.
Writes 1 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s 2]\) is greater than 0 , or 0 if not. Expands to slt \(r d, \times 0, r s 2\).
\[
\text { Sh rs2, offset(rs1) } \quad M[x[r s 1]+\operatorname{sext}(o f f s e t)]=x[r s 2][15: 0]
\]

Store Halfword. S-type, RV32I and RV64I.
Stores the two least-significant bytes in register \(\mathrm{x}[r\) s2] to memory at address \(\mathrm{x}[r s 1]+\operatorname{sign}-\) extend(offset).
\begin{tabular}{|c|c|c|c|c|c|}
\multicolumn{2}{l}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} \\
\hline 1211 & 76 & 0 \\
\hline offset[11:5] & rs2 & & rs1 & 001 & offset[4:0] \\
\hline
\end{tabular}

\section*{SW rs2, offset(rs1)}
\[
M[x[r s 1]+\operatorname{sext}(o f f s e t)]=x[r s 2][31: 0]
\]

Store Word. S-type, RV32I and RV64I.
Stores the four least-significant bytes in register \(\mathrm{x}[r s 2]\) to memory at address \(\mathrm{x}[r s l]+\) signextend(offset).
Compressed forms: c.swsp rs2, offset; c.sw rs2, offset(rs1)
\begin{tabular}{|l|l|l|l|l|l|}
\multicolumn{1}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{1}{c}{1514} & 1211 & 76 \\
\hline offset[11:5] & rs2 & rs1 & 010 & offset[4:0] & 0100011 \\
\hline
\end{tabular}
sll
rd, rs1, rs2
\[
x[r d]=x[r s 1] \ll x[r s 2]
\]

Shift Left Logical. R-type, RV32I and RV64I.
Shifts register \(\mathrm{x}[r s 1]\) left by \(\mathrm{x}[r s 2]\) bit positions. The vacated bits are filled with zeros, and the result is written to \(\mathrm{x}[r d]\). The least-significant five bits of \(\mathrm{x}[r s 2]\) (or six bits for RV64I) form the shift amount; the upper bits are ignored.
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & & & \\
\hline 0000000 & rs2 & rs1 & 001 & rd & 0110011 \\
\hline
\end{tabular}

\section*{slli rd, rs1, shamt}
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1] \ll \text { shamt }
\]

Shift Left Logical Immediate. I-type, RV32I and RV64I.
Shifts register \(\mathrm{x}[r s l]\) left by shamt bit positions. The vacated bits are filled with zeros, and the result is written to \(\mathrm{x}[r d]\). For RV32I, the instruction is only legal when shamt \([5]=0\).
Compressed form: c.slli rd, shamt

slliw rd, rs1, shamt
\[
x[r d]=\operatorname{sext}((x[r s 1] \ll \operatorname{shamt})[31: 0])
\]

Shift Left Logical Word Immediate. I-type, RV64I only.
Shifts \(\mathrm{x}[\mathrm{rs} 1]\) left by shamt bit positions. The vacated bits are filled with zeros, the result is truncated to 32 bits, and the sign-extended 32-bit result is written to \(\mathrm{x}[\mathrm{rd}]\). The instruction is only legal when \(\operatorname{shamt}[5]=0\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 2625 & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline 000000 & shamt & rs1 & 001 & rd & 0011011 \\
\hline
\end{tabular}
sllw rd, rs1, rs2
```

x[rd] = sext((x[rs1] << x[rs2] [4:0]) [31:0])

```

Shift Left Logical Word. R-type, RV64I only.
Shifts the lower 32 bits of \(\mathrm{x}[r s 1]\) left by \(\mathrm{x}[r s 2]\) bit positions. The vacated bits are filled with zeros, and the sign-extended 32-bit result is written to \(\mathrm{x}[r d]\). The least-significant five bits of \(\mathrm{x}[r s 2]\) form the shift amount; the upper bits are ignored.
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{l}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
0 & & \\
\hline 0000000 & rs2 & rs1 & 001 & rd & 0111011 \\
\hline
\end{tabular}
slt rd, rs1, rs2
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]<_{s} \mathrm{x}[\mathrm{rs} 2]
\]

Set if Less Than. R-type, RV32I and RV64I.
Compares \(\mathrm{x}[r s l]\) and \(\mathrm{x}[r s 2]\) as two's complement numbers, and writes 1 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s l]\) is smaller, or 0 if not.
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{l}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
\hline
\end{tabular}
slti rd, rs1, immediate
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]<_{s} \text { sext(immediate) }
\]

Set if Less Than Immediate. I-type, RV32I and RV64I.
Compares \(\mathrm{x}[r s l]\) and the sign-extended immediate as two's complement numbers, and writes 1 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s l]\) is smaller, or 0 if not.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline immediate[11:0] & rs1 & 010 & rd & 0010011 \\
\hline
\end{tabular}

\section*{sltiu rd, rs1, immediate}
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]<_{u} \text { sext(immediate) }
\]

Set if Less Than Immediate, Unsigned. I-type, RV32I and RV64I.
Compares \(\mathrm{x}[r s l]\) and the sign-extended immediate as unsigned numbers, and writes 1 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s l]\) is smaller, or 0 if not.
\begin{tabular}{|c|c|c|c|c|c|}
\hline 20 & \multicolumn{2}{c}{19} & 1514 & 1211 & 76 \\
\hline immediate[11:0] & rs1 & 011 & rd & 0010011 \\
\hline
\end{tabular}
sltu rd, rs1, rs2
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]<_{u} \mathrm{x}[\mathrm{rs} 2]
\]

Set if Less Than, Unsigned. R-type, RV32I and RV64I.
Compares \(\mathrm{x}[r s l]\) and \(\mathrm{x}[r s 2]\) as unsigned numbers, and writes 1 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s l]\) is smaller, or 0 if not.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & & \\
\hline 0000000 & rs2 & rs1 & 011 & rd & 0110011 \\
\hline
\end{tabular}

\section*{sltZ rd, rs1}
```

x[rd] =(x[rs1] <s 0)

```

Set if Less Than to Zero. Pseudoinstruction, RV32I and RV64I.
Writes 1 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s l]\) is less than zero, or 0 if not. Expands to slt rd, rs1, x 0 .
snez rd, rs2
```

x[rd] = (x[rs2] F=0)

```

Set if Not Equal to Zero. Pseudoinstruction, RV32I and RV64I.
Writes 0 to \(\mathrm{x}[r d]\) if \(\mathrm{x}[r s 2]\) equals 0 , or 1 if not. Expands to sltu rd, x 0 , rs 2 .

Sra rd, rs1, rs2
```

x[rd] = x[rs1] >>s x[rs2]

```

Shift Right Arithmetic. R-type, RV32I and RV64I.
Shifts register \(\mathrm{x}[r s 1]\) right by \(\mathrm{x}[r s 2]\) bit positions. The vacated bits are filled with copies of \(\mathrm{x}[r s l]\) 's most-significant bit, and the result is written to \(\mathrm{x}[r d]\). The least-significant five bits of \(\mathrm{x}[r s 2]\) (or six bits for RV64I) form the shift amount; the upper bits are ignored.


Srai rd, rs1, shamt
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1] \ggg_{s} \text { shamt }
\]

Shift Right Arithmetic Immediate. I-type, RV32I and RV64I.
Shifts register \(\mathrm{x}[r s 1]\) right by shamt bit positions. The vacated bits are filled with copies of \(\mathrm{x}[r s I]\) 's most-significant bit, and the result is written to \(\mathrm{x}[r d]\). For RV32I, the instruction is only legal when shamt \([5]=0\).
Compressed form: c.srai rd, shamt
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 2625 & 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 & 0 \\
\hline 010000 & shamt & rs1 & 101 & rd & 0010011 \\
\hline
\end{tabular}
sraiw
rd, rs1, shamt
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}\left(\mathrm{x}[\mathrm{rs} 1][31: 0] \gg_{s} \text { shamt }\right)
\]

Shift Right Arithmetic Word Immediate. I-type, RV64I only.
Shifts the lower 32 bits of \(\mathrm{x}[r s l]\) right by shamt bit positions. The vacated bits are filled with copies of \(\mathrm{x}[r s 1][31]\), and the sign-extended 32 -bit result is written to \(\mathrm{x}[r d]\). The instruction is only legal when shamt \([5]=0\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & 2625 & 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 \\
\hline & shamt & rs1 & 101 & rd & 0011011 \\
\hline
\end{tabular}

SraW rd, rs1, rs2 \(\quad \mathrm{x}[\mathrm{rd}]=\operatorname{sext}\left(\mathrm{x}[\mathrm{rs} 1][31: 0] \gg_{s} \mathrm{x}[\mathrm{rs} 2][4: 0]\right)\)
Shift Right Arithmetic Word. R-type, RV64I only.
Shifts the lower 32 bits of \(\mathrm{x}[r s l]\) right by \(\mathrm{x}[r s 2]\) bit positions. The vacated bits are filled with \(\mathrm{x}[r s 1][31]\), and the sign-extended 32 -bit result is written to \(\mathrm{x}[r d]\). The least-significant five bits of \(\mathrm{x}[r s 2]\) form the shift amount; the upper bits are ignored.
\begin{tabular}{|c|c|c|c|c|c|}
\hline 2524 & \multicolumn{2}{|c|}{2019} & \multicolumn{2}{|l|}{\(1514 \quad 1211\)} & \\
\hline 0100000 & rs2 & rs1 & 101 & rd & 0111011 \\
\hline
\end{tabular}

\section*{sret}

ExceptionReturn(Supervisor)
Supervisor-mode Exception Return. R-type, RV32I and RV64I privileged architectures.
Returns from a supervisor-mode exception handler. Sets the \(p c\) to CSRs[sepc], the privilege mode to CSRs[sstatus].SPP, CSRs[sstatus].SIE to CSRs[sstatus].SPIE, CSRs[sstatus].SPIE to 1 , and \(\operatorname{CSRs}[\) sstatus].SPP to 0 .

```

x[rd] = x[rs1] >> }\mp@subsup{}{u}{}\textrm{x}[\textrm{rs2}

```

Shift Right Logical. R-type, RV32I and RV64I.
Shifts register \(\mathrm{x}[r s 1]\) right by \(\mathrm{x}[r s 2]\) bit positions. The vacated bits are filled with zeros, and the result is written to \(\mathrm{x}[r d]\). The least-significant five bits of \(\mathrm{x}[r s 2]\) (or six bits for RV64I) form the shift amount; the upper bits are ignored.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0000000 & rs2 & rs1 & 101 & rd & 0110011 \\
\hline
\end{tabular}
srli rd, rs1, shamt
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1] \gg_{u} \text { shamt }
\]

Shift Right Logical Immediate. I-type, RV32I and RV64I.
Shifts register \(\mathrm{x}[r s l]\) right by shamt bit positions. The vacated bits are filled with zeros, and the result is written to \(\mathrm{x}[r d]\). For RV32I, the instruction is only legal when \(\operatorname{shamt}[5]=0\).
Compressed form: c.srli rd, shamt
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 2625 & 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 & 0 \\
\hline 000000 & shamt & rs1 & 101 & rd & 0010011 \\
\hline
\end{tabular}
srliw rd, rs1, shamt
\[
\mathrm{x}[\mathrm{rd}]=\operatorname{sext}\left(\mathrm{x}[\mathrm{rs} 1][31: 0] \gg_{u} \text { shamt }\right)
\]

Shift Right Logical Word Immediate. I-type, RV64I only.
Shifts the lower 32 bits of \(\mathrm{x}[r s 1]\) right by shamt bit positions. The vacated bits are filled with zeros, and the sign-extended 32-bit result is written to \(\mathrm{x}[r d]\). The instruction is only legal when shamt[5]=0.
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2625} & \multicolumn{2}{c}{2019} & \multicolumn{2}{c}{1514} & 1211 \\
0 & 76 & 0 \\
\hline 000000 & shamt & rs1 & 101 & rd & 0011011 \\
\hline
\end{tabular}
srlw rd, rs1, rs2
```

x[rd] = sext(x[rs1][31:0] >> u x [rs2] [4:0])

```

Shift Right Logical Word. R-type, RV64I only.
Shifts the lower 32 bits of \(\mathrm{x}[r s 1]\) right by \(\mathrm{x}[r s 2]\) bit positions. The vacated bits are filled with zeros, and the sign-extended 32-bit result is written to \(\mathrm{x}[r d]\). The least-significant five bits of \(\mathrm{x}[r s 2]\) form the shift amount; the upper bits are ignored.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0000000 & rs2 & rs1 & 101 & rd & 0111011 \\
\hline
\end{tabular}

SUb rd, rs1, rs2
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]-\mathrm{x}[\mathrm{rs} 2]
\]

Subtract. R-type, RV32I and RV64I.
Subtracts register \(\mathrm{x}[r s 2]\) from register \(\mathrm{x}[r s 1]\) and writes the result to \(\mathrm{x}[r d]\). Arithmetic overflow is ignored.
Compressed form: c.sub rd, rs2
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{2524} & 2019 & 1514 & 1211 & 76 \\
\hline 0100000 & rs2 & rs1 & 000 & rd & 0110011 \\
\hline
\end{tabular}

SubW rd, rs1, rs2 \(\quad x[r d]=\operatorname{sext}((x[r s 1]-x[r s 2])[31: 0])\)
Subtract Word. R-type, RV64I only.
Subtracts register \(\mathrm{x}[r s 2]\) from register \(\mathrm{x}[r s 1]\), truncates the result to 32 bits, and writes the sign-extended result to \(\mathrm{x}[r d]\). Arithmetic overflow is ignored.
Compressed form: c.subw rd, rs2
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline \multicolumn{2}{c}{2524} & \multicolumn{2}{c}{2019} & \multicolumn{1}{c}{1514} & 1211 & \multicolumn{2}{c|}{76} & 0 \\
\hline 0100000 & rs2 & rs1 & 000 & rd & 0111011 \\
\hline
\end{tabular}

\section*{tail symbol}
\[
\mathrm{pc}=\& \text { symbol; clobber x[6] }
\]

Tail call. Pseudoinstruction, RV32I and RV64I.
Sets the \(p c\) to symbol, overwriting \(\mathrm{x}[6]\) in the process. Expands to auipc \(\times 6\), offsetHi then jalr \(\times 0\), offsetLo \((\times 6)\).
wfi
while (noInterruptsPending) idle
Wait for Interrupt. R-type, RV32I and RV64I privileged architectures.
Idles the processor to save energy if no enabled interrupts are currently pending.
\begin{tabular}{|l|l|l|l|l|l|}
\hline 31 & \multicolumn{2}{c}{2524} & \multicolumn{1}{c}{1914} & 1211 & 76 \\
\hline 0001000 & 00101 & 00000 & 000 & 00000 & 1110011 \\
\hline
\end{tabular}

XOr rd, rs1, rs2
\[
\mathrm{x}[r d]=\mathrm{x}[\mathrm{rs} 1]^{\wedge} \mathrm{x}[\mathrm{rs} 2]
\]

Exclusive-OR. R-type, RV32I and RV64I.
Computes the bitwise exclusive-OR of registers \(\mathrm{x}[r s 1]\) and \(\mathrm{x}[r s 2]\) and writes the result to \(\mathrm{x}[r d]\).
Compressed form: c.xor rd, rs2
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 2524 & 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 & 0 \\
\hline 0000000 & rs2 & rs1 & 100 & rd & 0110011 \\
\hline
\end{tabular}

XOri rd, rs1, immediate
\[
\mathrm{x}[\mathrm{rd}]=\mathrm{x}[\mathrm{rs} 1]{ }^{\wedge} \text { sext(immediate) }
\]

Exclusive-OR Immediate. I-type, RV32I and RV64I.
Computes the bitwise exclusive-OR of the sign-extended immediate and register \(\mathrm{x}[r s l]\) and writes the result to \(\mathrm{x}[r d]\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline 2019 & \multicolumn{2}{c}{1514} & 1211 & 76 & 0 \\
\hline immediate[11:0] & rs1 & 100 & rd & 0010011 \\
\hline
\end{tabular}```

