


1. Memory protection, the problem statement
2. Segmentaion (x86-32)
3. PMP (RISC-V)
4. Paging (brief)
5. Meltdown & its consequences
6. Other possible solutions

Q: Motivation?

- a process A \longrightarrow process B's memory
- process \longrightarrow kernel / invalid
- process \longrightarrow ~~kernel~~ / Memory (bug) \leftarrow
- (Code $\xrightarrow{r/w/x}$ memory should not access)




CPU \xrightarrow{OP} Memory

Subj: instruction + CTX

OP: r/w/x

obj: a set of memory addresses

Why OP = r/w/x, why obj = addresses?



inf. seq. of bytes


② "named registers"
 (rf) [] IB
 r2
 ⋮
 r100

③ []
 head
 ← ↑ →

• memory protection: Yes/no question

instruction + ctx $\xrightarrow{r/w/x}$ memory addresses ?

• solution: ACL




Multiple questions:

- Q1: what are memory objs? (memory granularity)
- Q2: who is the subj? (how to define subj)
- Q3: where to store the ACL?

2. x86 segmentation

• history:
 • 1978, 8086 (16-bit) $\rightarrow 2^{16} B = 64KB$



• x86-32 (80386)






(Memory)

Local Descriptor Table (LDT)

Index	Linear base address (BASE)	Segment size (LIMIT)
5		
4	0x21430	0xC000
3		
2	0x0CEF0	0xA300
1	0x28C00	0xFC00
0		4GB

Linear base address (BASE)
 Segment size (LIMIT)





- memory protection?
- check access rights
- DPL vs. CPL (RPL)

Q1: what is the granularity of memory obj?

Segment (base, limit)

Q2: how to define the subj?

instr + CPL

Q3: where to store the ACL?

Memory (descriptor table) + register

Linux (32bit) \downarrow 2^{32}

Name	Description	Base	Limit	DPL
<u>__</u> KERNEL_CS	Kernel code segment	0	4 GiB	0
<u>__</u> KERNEL_DS	Kernel data segment	0	4 GiB	0
<u>__</u> USER_CS	User code segment	0	4 GiB	3
<u>__</u> USER_DS	User data segment	0	4 GiB	3




Figure 3-2. Flat Model




Figure 3-1. Segmentation and Paging

3. PMP

(RV-32)

- PMP config registers (16) *x4*
 - PMP addr registers (64)
- Access rights (unit)
- addr





Figure 3.31: RV32 PMP configuration CSR layout.




Figure 3.33: PMP address register format, RV32.




Figure 3.35: PMP configuration register format.

Q1: what is the granularity of memory obj?

"segment" (addr, ^{priv}implicity limit)

Q2: how to define the subj?

instruction

Q3: where to store the ACL?



registers.

4. paging (brief)

• 1962, swap in/out pages.

• (later, add memory protection.

→ 0xdeadbeef



Q1: what is the granularity of memory obj?

page (4KB)


Q2: how to define the subj?

instr + PrivLevel + cr3/satp


Q3: where to store the ACL?

page table (memory)


5. Meltdown & its consequences



(a) Percentage Change in Test Latency Relative to v4.0



(b) Enabled Changes



6. Capability-based processor (a wild idea)

memory protection → Access Control problem

