

1. Memory protection, the problem statement
 2. Segmentaion (x86-32)
 3. PMP (RISC-V)
 4. Paging (brief)
 5. Meltdown & its consequences
 6. Other possible solutions
-

Q: Motivation?

- a process A → process B's memory
- process → kernel / invalid
- process → ~~used~~ / ~~Memory~~ (bug) ↵
(Code → $v/w/x$ memory should not access)

• access control



CPU →^{OP} Memory

subj: instruction + CTX

OP: r/w/x

obj: a set of memory addresses

Why $OP = v/w/x$, Why $obj = \text{addresses}$?



mem a fix-sized array (bytes) → instruction → memory



$\text{mem}[idx] \rightarrow IB \rightarrow \text{address}$

①


- a bag of bytes
- random get



- memory protection : Yes/no question

instruction + R/W/X → memory addresses ?
ctx

- Solution: ACL



Multiple questions:


- Q1: what are memory objs? (memory granularity)
- Q2: who is the subj? (how to define subj)
- Q3: where to store the ACL?

2. x86 segmentation

- history :


• 1978, 8086 (16-bit) $\rightarrow 2^{16} \text{B} = 64\text{KB}$



read address:
 $(\text{base } < 4) + \text{offset}$



- x86-32 (80386)

CPU
CS
DS
ld eax, 0xdadbeef





- memory protection?
 - check access rights
 - DPL vs. CPL (RPL)

Q1: what is the granularity of memory obj?

Segment (base, limit)

Q2: how to define the subj?

instr + CPL

Q3: where to store the ACL?

Memory (descriptor table) + register

Linux → (32bit)
2³²

Name	Description	Base	Limit	DPL
_KERNEL_CS	Kernel code segment	0	4 GiB	0
_KERNEL_DS	Kernel data segment	0	4 GiB	0
_USER_CS	User code segment	0	4 GiB	3
_USER_DS	User data segment	0	4 GiB	3




Figure 3-2. Flat Model




Figure 3-1. Segmentation and Paging

3. PMP

(RV-32)

- PMP config registers (16 × 4)

- PMP addr registers (64)

- Access rights (rw)

- addr




Figure 3.31: RV32 PMP configuration CSR layout.

Figure 3.33: PMP address register format, RV32.




Figure 3.35: PMP configuration register format.

Q1: what is the granularity of memory obj?

"segment" (^{PMP} addr, implicit limit)

Q2: how to define the subj?

instruction


Q3: where to store the ACL?

registers.

4. paging (brief)

- 1962, swap in/out pages.
- (after, add memory protection.

→ 0xdeadbeef



Q1: what is the granularity of memory obj?

page < 4KB)


Q2: how to define the subj?

instr + privLevel + cr3/satp


Q3: where to store the ACL?

page table (memory)


5. Meltdown & its consequences



(a) Percentage Change in Test Latency Relative to v4.0



(b) Enabled Changes



6. Capability-based processor (a wild idea)

Memory protection → Access Control problem

