Week 7.b
CS6640
10/19 2023
https://naizhengtan.github.io/23fall/

1. Memory protection, the problem statement
2. Segmentaion (x86-32)
3. PMP (RISC-V)
4. Paging (brief)
5. Meltdown & its consequences
6. Other possible solutions

Q: Motivation?

- a process A ⟶ process B's memory
- process ⟶ kernel
- process ⟶ ~~unused~~ / invalid memory (bug) ⇐

(code —r/w/x→ memory should not access)

- access control



CPU —op→ memory

subj: instruction + CtX

op: r/w/x

obj: a set of memory addresses

Why op = r/w/x, Why obj = addresses?



instruction → memory

1. a bag of bytes
2. random yet

- memory protection : yes/no question

instruction + ctx → r/w/x → memory addresses ?

- solution: ACL



Multiple questions:
Q1: what are memory objs? (memory granularity)
Q2: who is the subj? (how to define subj)
Q3: where to store the ACL?

2. x86 segmentation

- history:
  - 1978, 8086 (16-bit) → $2^{16}B = 64KB$



- x86-32 (80386)





- memory protection?
  - check access rights
  - DPL vs. CPL (RPL)

Q1: what is the granularity of memory obj?

Segment (base, limit)

Q2: how to define the subj?

instr + CPL

Q3: where to store the ACL?

Memory (descriptor table) + register

Linux → (32bit) 2^{32}

Name	Description	Base	Limit	DPL
__KERNEL_CS	Kernel code segment	0	4 GiB	0
__KERNEL_DS	Kernel data segment	0	4 GiB	0
__USER_CS	User code segment	0	4 GiB	3
__USER_DS	User data segment	0	4 GiB	3



Figure 3-2. Flat Model



Figure 3-1. Segmentation and Paging

3. PMP

(RV-32)

- PMP config registers (16) x4
- PMP addr registers (64)
  - Access rights (mit
  - addr



Figure 3.31: RV32 PMP configuration CSR layout.



Figure 3.33: PMP address register format, RV32.



Figure 3.35: PMP configuration register format.

Q1: what is the granularity of memory obj?

"segment" (PMP addr, implicity (inst))

Q2: how to define the subj?

instruction

Q3: where to store the ACL?

registers.

4. paging (brief)

- 1962, swap in/out pages.
- later, add memory protection.



→ 0xdeadbeef

Q1: what is the granularity of memory obj?

page (4KB)

Q2: how to define the subj?

instr + PrivLevel + cr3/satp

Q3: where to store the ACL?

page table (memory)

5. Meltdown & its consequences



(a) Percentage Change in Test Latency Relative to v4.0



(b) Enabled Changes



6. Capability-based processor (a wild idea)