## OS organization part I: the first 3 steps of building an operating system

[borrowed from Yunhao Zhang's CS 4411/5411: Practicum in Operating Systems, 22fall; customized by Cheng Tan]

## Step1-3 of building an OS

- Step #3: understand computer architecture
- Step #2: understand interrupt and exception
- Step #1: understand context-switch


## Step1-3 of building an OS

Step #3: understand computer architecture

- memory layout
- running a program
- calling convention
- Step #2: understand interrupt and exception
- Step #1: understand context-switch

ipt and exception
xt-switch

## Before building an OS, you have



#### Computer



#### Hardware documents


## Two important documents



#### From the CPU vendor



#### From the computer vendor



What are the registers and instructions supporting an operating system?

#### How to control devices?



## Your labs, egos-2k+

- RISC-V and SiFive documents
- (which are simpler and shorter than Intel/Dell)





Base	Тор	Attr.	Description	Notes
0x0000_0000	0x0000_0FFF	RWX A	Debug	
0x0000_1000	0x0000_1FFF	R XC	Mode Select	
0x0000_2000	0x0000_2FFF		Reserved	
 0x0000_3000		RWX A	Error Device	
0x0000_4000	0x0000_FFFF		Reserved	
0x0001_0000	0x0001_1FFF	R XC	Mask ROM (8 KiB)	
0x0001_2000	0x0001_FFFF		Reserved	
0x0002_0000	0x0002_1FFF	R XC	OTP Memory Region	
0x0002_2000	0x001F_FFFF		Reserved	
0x0200_0000	0x0200_FFFF	RW A	CLINT	
0x0201_0000	0x07FF_FFFF		Reserved	
0x0800_0000	0x0800_1FFF	RWX A	E31 ITIM (8 KiB)	
0x0800_2000	0x0BFF_FFFF		Reserved	
0x0C00_0000	0x0FFF_FFFF	RW A	PLIC	
0x1000_0000	0x1000_0FFF	RW A	AON	
0x1000_1000	0x1000_7FFF		Reserved	
0x1000_8000	0x1000_8FFF	RW A	PRCI	
0x1000_9000	0x1000_FFFF		Reserved	
0x1001_0000	0x1001_0FFF	RW A	OTP Control	
0x1001_1000	0x1001_1FFF		Reserved	
0x1001_2000	0x1001_2FFF	RW A	GPIO	
0x1001_3000	0x1001_3FFF	RW A	UART 0	
0x1001_4000	0x1001_4FFF	RW A	QSPI 0	
0x1001_5000	0x1001_5FFF	RW A	PWM 0	
0x1001_6000	0x1001_6FFF	RW A	12C 0	
0x1001_7000	0x1002_2FFF		Reserved	
0x1002_3000	0x1002_3FFF	RW A	UART 1	
0x1002_4000	0x1002_4FFF	RW A	SPI 1	
0x1002_5000	0x1002_5FFF	RW A	PWM 1	
0x1002_6000	0x1003_3FFF		Reserved	
0x1003_4000	0x1003_4FFF	RW A	SPI 2	
0x1003_5000	0x1003_5FFF	RW A	PWM 2	
0x1003_6000	0x1FFF_FFFF		Reserved	
0x2000_0000	0x3FFF_FFFF	R XC	QSPI 0 Flash	
			(512 MiB)	
0x4000_0000	0x7FFF_FFF		Reserved	
0x8000_0000	0x8000_3FFF	RWX A	E31 DTIM (16 KiB)	
0x8000_4000	0xFFFF_FFFF		Reserved	

Boot ROM @0x2000\_0000 Main memory @0x8000\_0000 Table 4: FE310-G002 Memory Map. Memory Attributes: R - Read, W - Write, X - Execute, C Cacheable, **A** - Atomics (main memory  $\leq 2$ GB in this architecture)



#### CPU debug @0x0000\_0000 (ignore this for your labs)

Device control @0x0200\_0000




## How does egos-2k+ use the memory?

(Read "egos-2k+ memory layout" on the Reference page)

Base	Тор	Attr.	Description	Notes		
0x0000_0000	0x0000_0FFF	RWX A	Debug	Debug Address Space		
0x0000_1000	0x0000_1FFF	R XC	Mode Select			
0x0000_2000	0x0000_2FFF		Reserved			
0x0000_3000	0x0000_3FFF	RWX A	Error Device			
0x0000_4000	0x0000_FFFF		Reserved	On-Chip Non Volatile Mem-		
0x0001_0000	0x0001_1FFF	R XC	Mask ROM (8 KiB)	ory		
0x0001_2000	0x0001_FFFF		Reserved			
0x0002_0000	0x0002_1FFF	R XC	OTP Memory Region			
0x0002_2000	0x001F_FFFF		Reserved			
0x0200_0000	0x0200_FFFF	RW A	CLINT			
0x0201_0000	0x07FF_FFFF		Reserved			
0x0800_0000	0x0800_1FFF	RWX A	E31 ITIM (8 KiB)			
0x0800_2000	0x0BFF_FFFF		Reserved			
0x0C00_0000	0x0FFF_FFFF	RW A	PLIC			
0x1000_0000	0x1000_0FFF	RW A	AON			
0x1000_1000	0x1000_7FFF		Reserved			
0x1000_8000	0x1000_8FFF	RW A	PRCI			
0x1000_9000	0x1000_FFFF		Reserved			
0x1001_0000	0x1001_0FFF	RW A	OTP Control			
0x1001_1000	0x1001_1FFF		Reserved			
0x1001_2000	0x1001_2FFF	RW A	GPIO	On-Chip Peripherals		
0x1001_3000	0x1001_3FFF	RW A	UART 0			
0x1001_4000	0x1001_4FFF	RW A	QSPI 0			
0x1001_5000	0x1001_5FFF	RW A	PWM 0			
0x1001_6000	0x1001_6FFF	RW A	I2C 0			
0x1001_7000	0x1002_2FFF		Reserved			
0x1002_3000	0x1002_3FFF	RW A	UART 1			
0x1002_4000	0x1002_4FFF	RW A	SPI 1			
0x1002_5000	0x1002_5FFF	RW A	PWM 1			
0x1002_6000	0x1003_3FFF		Reserved			
0x1003_4000	0x1003_4FFF	RW A	SPI 2			
0x1003_5000	0x1003_5FFF	RW A	PWM 2			
0x1003_6000	0x1FFF_FFFF		Reserved			
0x2000_0000	0x3FFF_FFF	R XC	QSPI 0 Flash	Off-Chir Non-Volatile Mem-		
			(512 MiB)	orv		
0x4000_0000	0x7FFF_FFF		Reserved			
0x8000_0000	0x8000_3FFF	RWX A	E31 DTIM (16 KiB) 🦰	On-Chip Volatile Memory		
0x8000_4000	0xFFFF_FFF		Reserved			

Table 4: FE310-G002 Memory Map. Memory Attributes: R - Read, W - Write, X - Execute, C -<br/>Cacheable, A - Atomics




```
HIGH MEM ADDR
```

		++	<-	0x8040_0000 [FREE MEM END]
DTIM memory (4MB)	memory	free memory   (4MB - 16KB)		
	(4MB)	++   earth interface	<-	0x8000_4000 [FREE MEM START]
		(128B)		
		++   earth/grass stack	<-	0x8000_3f80 [GRASS_STACK_TOP]
		(~8KB)   \/\/\/\/\/\/\/\/\/\/\/		[ ]
		/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\/\		
		++	<-	
		app stack   (6KB)		[APPS_STACK_TOP]
			<-	$0 \times 8000_{0800}$
		system call args     (1KB)		
	++	<-	0x8000_0400	
	app args     (1KB)		[SYSCALL_ARG]	
		++	<-	0x8000_0000 [APPS_ARG]
				[]

## Step1-3 of building an OS

- Step #3: understand computer architecture
  - memory layout
  - running a program
  - calling convention
  - Step #2: understand interrupt and exception
  - Step #1: understand context-switch





#### Step#1: compile the hello-world program in Linux

with special tools provided by SiFive

## provides a hello world

#### Step#2: copy the compiled code to the boot ROM

#### CPU debug

#### **Device control**

#### Boot ROM Main memory





## Enter the context of hello world

#### Step#3: press the boot button on the computer

Step#4: CPU set instruction pointer to the beginning of boot ROM

#### CPU debug

#### **Device control**

#### Step#5: an li instruction sets the stack pointer to main memory

**Boot ROM** Main memory





## hello-world prints to screen

#### Step#8: the screen shows "Hello World!"



Step#7: during printf(), store instructions will send data to the screen

Step#6: a call instruction calls main() which calls printf()

CPU debug

**Device control** 

**Boot ROM** Main memory



#### Question: Where (in memory) is the first kernel instruction executed by CPU? (use gdb to tell)



## Question: How does printf() work?

## Step1-3 of building an OS

- Step #3: understand computer architecture
  - memory layout
  - **v**running a program
  - calling convention
  - Step #2: understand interrupt and exception
  - Step #1: understand context-switch

## Calling convention in RISC-V

Register	ABI Name	Description	Saver	
x0	zero	Hard-wired zero		
x1	ra	Return address	Caller	<pre>main() printf()</pre>
x2	sp	Stack pointer	Callee	<pre>printf()</pre>
x3	gp	Global pointer		
x4	tp	Thread pointer		
x5	t0	Temporary/alternate link register	Caller	<pre>main()</pre>
x6-7	t1-2	Temporaries	Caller	<pre>main()</pre>
x8	s0/fp	Saved register/frame pointer	Callee	<pre>printf()</pre>
x9	s1	Saved register	Callee	<pre>printf()</pre>
x10-11	a0-1	Function arguments/return values	Caller	<pre>main()</pre>
x12–17	a2-7	Function arguments	Caller	<pre>main()</pre>
x18–27	s2-11	Saved registers	Callee	<pre>printf()</pre>
x28–31	t3-6	Temporaries	Caller	<pre>main()</pre>
ŀ	1	1		

#### Table 25.1 of RISC-V manual, volume1

# Restore caller-saved registers

<printf>: Store callee-saved registers on the stack

Restore callee-saved registers Return to main() (set pc to ra)

## Function call step#1

Store caller-saved registers on the stack Call printf (set ra to the address of ()

# Restore caller-saved registers

<printf>: Store callee-saved registers on the stack

Restore callee-saved registers Return to main() (set pc to ra)

## Function call step#2

Store caller-saved registers on the stack Call printf (set ra to the address of +)

# Restore caller-saved registers

### <printf>:

Restore callee-saved registers Return to main() (set pc to ra)

## Function call step#3

Store caller-saved registers on the stack Call printf (set ra to the address of +)

Store callee-saved registers on the stack

# Restore caller-saved registers

### <printf>:

Restore callee-saved registers Return to main() (set pc to ra)

## Function call step#4

Store caller-saved registers on the stack Call printf (set ra to the address of ->)

Store callee-saved registers on the stack

# Restore caller-saved registers

## <printf>:

Restore callee-saved registers Return to main() (set pc to ra)

## Function call step#5

Store caller-saved registers on the stack Call printf (set ra to the address of ->)

Store callee-saved registers on the stack

Store caller-saved registers on the stack Call printf (set ra to the address of +) Restore caller-saved registers

<printf>: Store callee-saved registers on the stack

Restore callee-saved registers Return to main() (set pc to ra)

## Function call step#6

## Step1-3 of building an OS

- Step #3: understand computer architecture
  - memory layout
  - **v**running a program
  - Calling convention
  - Step #2: understand interrupt and exception
  - Step #1: understand context-switch

# Question: Can we simultaneously run multiple helloworlds?

Yes, time-sharing/multiplexing CPUs; namely, adding a timer handler.

## Step1-3 of building an OS

- Step #3: understand computer architecture
- Step #2: understand interrupt and exception
  - control and status registers (CSR)
  - "inserting" a call to the handler function
  - Step #1: understand context-switch and multi-threading

## Control and status registers (CSR)

- There are many registers other than the 32 user-level ones:
  - misa: 32-bit or 64-bit?
  - mhartid: the core ID number
  - mstatus: the machine status

• mtvec, mie, mtime, mtimecmp: interrupt handling

## Recap: timer interrupt

- How to register an interrupt handler?
  - $\ensuremath{\bullet}$  write the address of handler function to  $\ensuremath{\mathsf{mtvec}}$
- How to set a timer?
  - write (mtime + QUANTUM) to mtimecmp
- How to enable timer interrupt?
  - set certain bit of mstatus and mie to 1

```
int quantum = 50000;
```

```
void handler() {
   earth->tty_info("Got timer interrupt."); Set a timer
   mtimecmp_set(mtime_get() + quantum);
}
```

```
int main() {
    earth->tty_success("A timer interrupt example.");
```

mtimecmp\_set(mtime\_get() + quantum); \_\_\_\_\_ Set a timer

int mstatus, mie; asm("csrr %0, mstatus" : "=r"(mstatus)); asm("csrw mstatus, %0" ::"r"(mstatus | 0x8)); asm("csrr %0, mie" : "=r"(mie)); asm("csrw mie, %0" ::"r"(mie | 0x80));

while(1);

#### Recap: a timer handler program





# What do interrupts look like from a CPU's point of view?

### Assume an interrupt

<some user function>:

...
<interrupt will happen here>

• • •

<handler>:

• • •

### Intuition: CPU/OS "inserts" these code

<some user function>:

Store caller-saved registers on the stack Call handler (set ra to the address of +) Restore caller-saved registers

<handler>: Store callee-saved registers on the stack

Restore callee-saved registers Return to some\_user\_function() with ra



<some user function>:

Store caller-saved registers on the stack Call handler (set ra to the address of 🔶 ) Restore caller-saved registers

<handler>: Store all registers on the stack

Restore all registers

### Cleanup these code

- Return to some\_user\_function() with ra

#### Handler returns to the same context

<some user function>:
 Call handler (set ra to the address of +)
 . . .

<handler>:
 Store all registers on the stack

Restore all registers
Return to some\_user\_function() with ra

### Question How does the handler function switch to the context to a different process?

<some user function>:

// mepc: machine exception program counter Call handler (set mepc to the address of ->)

<handler>: Store all registers on the stack

Restore all registers

### First, replacing ra with CSR mepc

- Return to some\_user\_function() with mepc

### Then, switch context with mepc

<some user function>:

<handler>: Store all registers on the stack

> Restore all registers Switch to another process with mepc

### Call handler (set mepc to the address of +)

- Set mepc to the code section of another thread

### A demo using mepc and mret

void thread0() { while(1) { // print something green } } void thread1() { while(1) { // print something yellow } }

int next\_thread = 0;void handler() {  $next_thread = 1 - next_thread;$ 

> mtimecmp\_set(mtime\_get() + quantum); asm("li sp, 0x80002000");

- $asm("csrw mepc, \%0" :::"r"((next_thread == 0)? thread0 : thread1));$ 
  - // reset timer // set stack pointer
- asm("mret"); // forget previous thread and start a new thread

### Brief summary

- The interrupt handler function
  - Stores all register on stack, instead of callee-saved
  - Uses mret and mepc instead of ret and ra
- This is why, in the demo code, there is one line:
  - void handler() <u>attribute</u> ((interrupt));
  - telling the compiler this function is an interrupt hander

# Question: There are three ways to trap to kernel. What are they?

They are interrupts, exceptions, and syscalls.


### Kernel $\approx$ 3 handlers (\*)

void kernel() { // registered to CSR mtvec int mcause;

if (id == 7) { timer\_handler(); } } else { if (id == 8) { syscall\_handler(); }

- \_\_asm\_\_ volatile("csrr %0, mcause" : "=r"(mcause));
- int id = mcause & 0x3ff; // take the last 10 bits if (meause & (1 < 31)) { // most significant bit is 1?
  - else { fault\_handler(); }

### CPU view of a running computer





- Step #3: understand computer architecture
- Step #2: understand interrupt and exception
  - control and status registers (CSR)
  - "inserting" a function call to the handler
  - Step #1: understand context-switch and multi-threading

Step #3: understand computer architecture


- memory layout
- running a program
- calling convention
- Step #2: understand interrupt and exception
- Step #1: understand context-switch


ipt and exception
xt-switch

- Step #3: understand computer architecture
- Step #2: understand interrupt and exception
  - control and status registers (CSR)
  - "inserting" a call to the handler function
  - Step #1: understand context-switch and multi-threading


- Step #3: understand computer architecture
- Step #2: understand interrupt and exception
- Step #1: understand context-switch
  - program context
  - switching from one process to another

### Simplified but not by much: context = memory abstraction + CPU registers







### **Recall RISC-V asm instructions**



### -- Interface--







### load / store instructions

instruction / stack pointer registers

### From physics to abstraction

- An ECE course would study voltage, current, etc.
- A CS course studies the abstraction of memory.
  - i.e., a simple math model, such as

Content	1st byte	2nd byte
Address	0x0000 0000	0x0000 000


e 3rd byte ..... 2^32th byte

01 0x0000 0002

....



### int str\_len = 14;int main() { char\* str = malloc(str\_len); memcpy(str, "Hello World!\n", str\_len); printf("%s"\_\_\_\_\_\_\_; return 0; }



### Simplified but not by much: context = memory abstraction + CPU registers

#### OS code & stack

#### Stack

Code

### OS is a program

### Zoom is another program

#### OS code & stack

#### Stack

Code

#### Zoom code & stack




Stack

### Add CPU into the picture

#### OS code & stack

#### Stack

#### Code



#### Zoom code & stack


Code

Stack

### CPU

#### Stack pointer register

#### Instruction pointer register



### CPU in the context of OS

#### Zoom code & stack

Code

Stack

### CPU

#### Stack pointer register


#### Instruction pointer register

### CPU in the context of Zoom Zoom code & stack CPU Code Stack pointer register Stack Instruction pointer register

#### OS code & stack


#### Stack

#### Code



### Memory view in practice (before virtual memory)

#### physical memory





### Memory view in practice (after virtual memory)




Stack pointer register

Instruction pointer register

#### Zoom's address space

physical memory





- Step #3: understand computer architecture
- Step #2: understand interrupt and exception
- Step #1: understand context-switch
  - program context
  - switching from one process to another

### Switching from one process to another

- Context switch in egos-2k+:
  - switch the memory abstraction from one to another (read earth/cpu\_mmu.c)
  - switch the CPU registers from one to another (read grass/kernel.c)

### Next, about OS organization