


Memory protection introduction

- ✓ 1. Memory protection, the problem statement
 - ✓ 2. Segmentation (x86-32)
 - ✓ 3. PMP (RISC-V)
 - ✓ 4. Paging (brief)
 - ✓ 5. Meltdown & its consequences
 - 6. Other possible solutions
-


Q: Motivation?

- process A \rightarrow process B (X)
- ^{user} process \rightarrow kernel objs (X)
- process A ^{arbitrarily (X)} \rightarrow all parts of A's memory (bug)

Q: Problem? Access Control



Q: Why r/w/x?



subj: instruction + Ctx

OP: read/write/execute


obj: a set of mem addresses

• invalid memory accesses.

- **Invalid** subj: user-level app \rightarrow kernel obj
- **Invalid** OP: processA $\xrightarrow{\text{exec}}$ own stack
- **Invalid** obj: processA \rightarrow processB's mem

abstract solution?

ACL




Multiple questions:

- Q1: what are memory objs? (memory granularity)
- Q2: who is the subj? (how to define subj)
- Q3: where to store the ACL?

2. Segmentation (x86)

8086, 1978



80386, 1985 (x86-32)

0xdeadbeef → 123

base + 0xdeadbeef
 ↳ physical addr
 ① check → limit
 ② check access





Figure 3-2. Flat Model

0xdeadbeef →

Local Descriptor Table (LDT)

5			
4	0x21430	0xC000	•
3			
2	0x0CEF0	0xA300	•
1	0x28C00	0xFC00	•
0			

Linear base address (BASE) Segment size (LIMIT)



Q1: what are memory objs? (memory granularity)

segment (base, limit)

Q2: who is the subj? (how to define subj)

instruction + DPL (register status)

Q3: where to store the ACL?

descriptor (in memory) + selector (register)

Linux: (32bits)

2³²

Name	Description	Base	Limit	DPL
__KERNEL_CS	Kernel code segment	0	4 GiB	0
__KERNEL_DS	Kernel data segment	0	4 GiB	0
__USER_CS	User code segment	0	4 GiB	3
__USER_DS	User data segment	0	4 GiB	3




Figure 3-1. Segmentation and Paging

3. PMP (RISC-V)

- 16 pmpcfg registers ($16 \times \frac{32}{8} = 64$)
- 64 pmpaddr registers




Figure 3.31: RV32 PMP configuration CSR layout.




Figure 3.35: PMP configuration register format.




Figure 3.33: PMP address register format, RV32.

Q1: what are memory objs? (memory granularity)

PMP segment (PMP addr + PMP Cfg)

Q2: who is the subj? (how to define subj)


instruction

Q3: where to store the ACL?

registers

4. paging (brief)

- 1962. Swapping in/out pages
- later, protection to paging



Q1: what are memory objs? (memory granularity)

page

Q2: who is the subj? (how to define subj)

instruction + satp + priv-level

Q3: where to store the ACL?


memory (indexed by satp)

BACKUP pages

Q: memory protection ? access control

Q: r/w/x?

- mem abstraction



- tree-base mem abstraction?

