





Virtual memory implementation

- 1. Today's virtual memory
- 2. RV32 page table intro
- 3. (manually) walking page table

Lab4 ?



- ① programmability
- ② protection
- ③ resource management



2^4 | (20bits)

VA: 0x803ffec

0x803ff


80 | 0011 | ff

0x800 → 2
= 0x200

L1: 0x200 → 512

L2: 0x3ff → 1023

offset: 0xfec



OSI Week7a

1. CSR satp (page table root)




Figure 4.14: Supervisor address translation and protection register `satp` when `SXLEN=32`.

(1-bit MODE)

SXLEN=32		
Value	Name	Description
0	Bare	No translation or protection.
1	Sv32	Page-based 32-bit virtual addressing (see Section 4.3).

2. Page table entry (PTE) 4B




Figure 4.18: Sv32 page table entry.

3. Virtual address (VA)





Figure 4.16: Sv32 virtual address.



- * simulate CPU: manual page walk
- (1) split the VA to l1/l2 indexes and offset
- (2) get the root of page table
- (3) calc the L1 page
- (4) calc the L2 page
- (5) calc the physical address